View WM9713_51966.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1
AC'97 Audio + Touchpanel CODEC
DESCRIPTION
The WM9713L is a highly integrated input/output device designed for mobile computing and communications. The chip is architected for dual CODEC operation, supporting Hi-Fi stereo Codec functions via the AC link interface, and additionally supporting voice Codec functions via a PCM type Synchronous Serial Port (SSP). A third Aux DAC is provided which may be used to support generation of supervisory tones, or ring-tones etc. at different sample rates to the main codec. The device can connect directly to a 4-wire or 5-wire touchpanel, mono or stereo microphones, stereo headphones and a stereo speaker, reducing total component count in the system. Cap-less connections to the headphones, speakers, and earpiece may be used, saving cost and board area. Additionally, multiple analog input and output pins are provided for seamless integration with analog connected wireless communication devices. All device functions are accessed and controlled through a single AC-Link interface compliant with the AC'97 standard. The 24.576 MHz masterclock can be input directly or generated internally from a 13MHz (or other frequency) clock by an onboard PLL. The PLL supports a wide range of input clock from 2.048Mhz to 78.6Mhz. The WM9713L operates at supply voltages from 1.8 to 3.6 Volts. Each section of the chip can be powered down under software control to save power. The device is available in a small leadless 7x7mm QFN package, ideal for use in handheld portable systems.
WM9713L
FEATURES
* AC'97 Rev 2.2 compatible stereo codec - DAC SNR 94dB, THD -85dB - ADC SNR 87dB, THD -86dB - Variable Rate Audio, supports all WinCE sample rates - Tone Control, Bass Boost and 3D Enhancement * On-chip 45mW headphone driver * On-chip 400mW mono or stereo speaker drivers * Stereo, mono or differential microphone input - Automatic Level Control (ALC) - Mic insert and mic button press detection * Auxiliary mono DAC (ring tone or DC level generation) * Seamless interface to wireless chipset * Resistive touchpanel interface - Supports 4-wire and 5-wire panels - 12-bit resolution, INL 2 LSBs (<0.5 pixels) - X, Y and touch-pressure (Z) measurement - Pen-down detection supported in Sleep Mode * Additional PCM/I2S interface to support voice CODEC * PLL derived audio clocks. * Supports input clock ranging from 2.048Mhz to 78.6Mhz * 1.8V to 3.6V supplies (digital down to 1.62V, speaker up to 4.2V) * 7x7mm 48-pin QFN package
APPLICATIONS
* Personal Digital Assistants (PDA) with or without phone * Smartphones * Handheld and Tablet Computers
BLOCK DIAGRAM
WOLFSON MICROELECTRONICS plc www.wolfsonmicro.com
Preliminary Technical Data, March 2004, Rev 2.2 Copyright 2004 Wolfson Microelectronics plc
WM9713L TABLE OF CONTENTS
Preliminary Technical Data
DESCRIPTION .......................................................................................................1 FEATURES.............................................................................................................1 APPLICATIONS .....................................................................................................1 BLOCK DIAGRAM .................................................................................................1 TABLE OF CONTENTS .........................................................................................2 PIN CONFIGURATION...........................................................................................4 ORDERING INFORMATION ..................................................................................4 PIN DESCRIPTION ................................................................................................5 ABSOLUTE MAXIMUM RATINGS.........................................................................7 RECOMMENDED OPERATING CONDITIONS .....................................................7 ELECTRICAL CHARACTERISTICS ......................................................................8
AUDIO OUTPUTS.......................................................................................................... 8 AUDIO INPUTS.............................................................................................................. 9 AUXILIARY MONO DAC (AUXDAC).............................................................................. 9 PCM VOICE DAC (VXDAC) ........................................................................................... 9 TOUCHPANEL AND AUXILIARY ADC ........................................................................ 10 COMPARATORS ......................................................................................................... 10 REFERENCE VOLTAGES ........................................................................................... 10 DIGITAL INTERFACE CHARACTERISTICS................................................................ 11 HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER ..................................... 12
POWER CONSUMPTION ....................................................................................13 DEVICE DESCRIPTION.......................................................................................14
INTRODUCTION.......................................................................................................... 14 AUDIO PATHS OVERVIEW......................................................................................... 16 CLOCK GENERATION ................................................................................................ 17 CLOCK DIVISION MODES .......................................................................................... 17 PLL MODE ................................................................................................................... 20 DATA AND CONTROL INTERFACE............................................................................ 22 AC97 INTERFACE ....................................................................................................... 22 PCM INTERFACE ........................................................................................................ 23
AUDIO ADCS .......................................................................................................28
STEREO ADC.............................................................................................................. 28 RECORD SELECTOR ................................................................................................. 29 RECORD GAIN............................................................................................................ 30 AUTOMATIC LEVEL CONTROL.................................................................................. 31
AUDIO DACS .......................................................................................................35
STEREO DAC.............................................................................................................. 35 VOICE DAC ................................................................................................................. 37 AUXILIARY DAC.......................................................................................................... 38
VARIABLE RATE AUDIO / SAMPLE RATE CONVERSION ...............................40 AUDIO INPUTS ....................................................................................................41
LINE INPUT ................................................................................................................. 41 MICROPHONE INPUT................................................................................................. 41 MONOIN INPUT........................................................................................................... 46 PCBEEP INPUT ........................................................................................................... 46 DIFFERENTIAL MONO INPUT .................................................................................... 47
1
PTD, March 2004, Rev 2.2 2
Preliminary Technical Data
WM9713L
AUDIO MIXERS....................................................................................................48
MIXER OVERVIEW ..................................................................................................... 48 HEADPHONE MIXERS ................................................................................................ 48 SPEAKER MIXER ........................................................................................................ 48 MONO MIXER.............................................................................................................. 49 MIXER OUTPUT INVERTERS..................................................................................... 49
ANALOGUE AUDIO OUTPUTS ...........................................................................50
HEADPHONE OUTPUTS - HPL AND HPR................................................................. 50 MONO OUTPUT .......................................................................................................... 51 SPEAKER OUTPUTS - SPKL AND SPKR .................................................................. 52 AUXILLARY OUTPUTS - OUT3 AND OUT4 ............................................................... 53 THERMAL SENSOR .................................................................................................... 54 JACK INSERTION AND AUTO-SWITCHING............................................................... 54
DIGITAL AUDIO (SPDIF) OUTPUT......................................................................58 TOUCHPANEL INTERFACE................................................................................59
PRINCIPLE OF OPERATION - FIVE-WIRE TOUCHPANEL........................................ 61 CONTROLLING THE TOUCHPANEL DIGITISER ....................................................... 63
ADDITIONAL FEATURES....................................................................................73
AUXILIARY ADC INPUTS............................................................................................ 73 BATTERY ALARM AND ANALOGUE COMPARATORS.............................................. 74 GPIO AND INTERRUPT CONTROL............................................................................ 77
POWER MANAGEMENT .....................................................................................82
INTRODUCTION.......................................................................................................... 82 AC97 CONTROL REGISTER....................................................................................... 82 EXTENDED POWERDOWN REGISTERS .................................................................. 82 ADDITIONAL POWER MANAGEMENT....................................................................... 83 POWER ON RESET (POR) ......................................................................................... 84 AC97 INTERFACE TIMING.......................................................................................... 84
REGISTER MAP...................................................................................................89
REGISTER BITS BY ADDRESS .................................................................................. 90
APPLICATIONS INFORMATION .......................................................................103
RECOMMENDED EXTERNAL COMPONENTS......................................................... 103 LINE OUTPUT ........................................................................................................... 103 AC-COUPLED HEADPHONE OUTPUT..................................................................... 104 DC COUPLED (CAPLESS) HEADPHONE OUTPUT ................................................. 104 BTL LOUDSPEAKER OUTPUT ................................................................................. 105 COMBINED HEADSET / BTL EAR SPEAKER........................................................... 105 COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER....................................... 106 JACK INSERT DETECTION ...................................................................................... 106 HOOKSWITCH DETECTION..................................................................................... 106 TYPICAL OUTPUT CONFIGURATIONS ................................................................... 107
PACKAGE DIMENSIONS ..................................................................................111 IMPORTANT NOTICE ........................................................................................112
ADDRESS:................................................................................................................. 112
1
PTD, March 2004, Rev 2.2 3
WM9713L PIN CONFIGURATION
Preliminary Technical Data
ORDERING INFORMATION
DEVICE WM9713LGEFL/V WM9713LGEFL/RV Note: Reel quantity = 2,200 TEMPERATURE RANGE -25 to +85oC -25 to +85oC PACKAGE 48-pin QFN (lead free) 48-pin QFN (lead free, tape and reel) MOISTURE SENSITIVITY LEVEL MSL3 MSL3 PEAK SOLDERING TEMPERATURE 260oC 260oC
1
PTD, March 2004, Rev 2.2 4
Preliminary Technical Data
WM9713L
PIN DESCRIPTION
PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 NAME DBVDD MCLKA MCLKB / GPIO6 / (ADA / MASK) DGND1 SDATAOUT BITCLK DGND2 SDATAIN DCVDD SYNC RESETB / GPIO7 / (PENDOWN) TYPE Supply Digital Input Digital In/Out Supply Digital Input Digital Output Supply Digital Output Supply Digital Input Digital In / Out Digital I/O Buffer Supply Master Clock A Input Master Clock B Input / GPIO6 / (ADA output / MASK input) Digital Ground (return path for both DCVDD and DBVDD) Serial Data Output from Controller / Input to WM9713L Serial Interface Clock Output to Controller Digital Ground (return path for both DCVDD and DBVDD) Serial Data Input to Controller / Output from WM9713L Digital Core Supply Serial Interface Synchronisation Pulse from Controller Reset (asynchronous, active Low, resets all registers to their default) / GPIO7 / (pen down output) Top Sheet Connection for 5-wire Touchpanels / Auxiliary ADC input / GPIO8 / (SPDIF digital audio output) Touchpanel Driver Supply Touchpanel Connection: X+ (Right) for 4-wire / bottom right for 5wire Touchpanel Connection: Y+ (Top) for 4-wire / top right for 5-wire Touchpanel Connection: X- (Left) for 4-wire / top left for 5-wire Touchpanel Connection: Y- (Bottom) for 4-wire / bottom left for 5wire Touchpanel Driver Ground Line Input to analogue audio mixers, typically used for beeps Mono Input (RX) Microphone preamp A input 1 Microphone common mode input Left Line Input Right Line Input Analogue Supply (audio DACs, ADCs, PGAs, mic amps, mixers) Analogue Ground Internal Reference Voltage (buffered CAP2) Bias Voltage for Microphones (buffered CAP2 x 1.8) Microphone preamp A input 2 / COMP1 input / Auxillary ADC input Microphone preamp B input / COMP2 input / Auxillary ADC input Mono output driver (line or headphone) Internal Reference Voltage (normally AVDD/2, if not overdriven) Auxillary output driver (speaker, line or headphone) Speaker ground (feeds output buffers on pins 33, 35, 36 and 37) Left speaker driver (speaker, line or headphone) Right speaker driver (speaker, line or headphone) Auxillary output driver (speaker, line or headphone) Speaker supply (feeds output buffers on pins 33, 35, 36 and 37) Headphone left driver (line or headphone) Headphone ground (feeds output buffers on pins 39 and 41) Headphone right driver (line or headphone) Analogue ground, chip substrate Headphone supply (feeds output buffers on pins 39 and 41) DESCRIPTION
WIPER / AUX4 / GPIO8 / (SPDIF) Analogue In / Out TPVDD X+/ BR Y+/TR X-/TL Y-/BL TPGND PCBEEP MONOIN MIC1 MICCM LINEL LINER AVDD AGND VREF MICBIAS MIC2A / COMP1 / AUX1 MIC2B / COMP2 / AUX2 MONO CAP2 OUT4 SPKGND SPKL SPKR OUT3 SPKVDD HPL HPGND HPR AGND2 HPVDD Supply Analogue Input Analogue Input Analogue Input Analogue Input Supply Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Supply Supply Analogue Output Analogue Output Analogue Input Analogue Input Analog output Analogue In / Out Analogue Output Supply Analogue Output Analogue Output Analogue Output Supply Analogue Output Supply Analogue Output Supply Supply
1
PTD, March 2004, Rev 2.2 5
WM9713L
PIN 44 45 46 47 48 NAME GPIO1 / PCMCLK GPIO2 / IRQ GPIO3 / PENDOWN / PCMFS GPIO4 / ADA / MASK / PCMDAC GPIO5 / SPDIF / PCMADC TYPE Digital In / Out Digital In / Out Digital In / Out Digital In / Out Digital In / Out GPIO Pin 1 or PCM interface clock
Preliminary Technical Data DESCRIPTION GPIO Pin 2 or IRQ (Interrupt Request) output GPIO Pin 3 or pen down output or PCM frame signal GPIO Pin 4 or ADA (ADC data available) output or Mask input or PCM input (DAC) data GPIO Pin 5 or SPDIF digital audio output or PCM output (ADC) data
1
PTD, March 2004, Rev 2.2 6
Preliminary Technical Data
WM9713L
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified. ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device. Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are: MSL1 = unlimited floor life at <30C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. MSL3 = out of bag storage for 168 hours at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. The Moisture Sensitivity Level for each package type is specified in Ordering Information. CONDITION Digital supply voltages (DCVDD, DBVDD) Analogue supply voltages (AVDD, HPVDD, TPVDD) Speaker supply voltage (SPKVDD) Touchpanel supply voltage (TPVDD) Voltage range digital inputs Voltage range analogue inputs Voltage range touchpanel Inputs X+, X-, Y+ and YVoltage range touchpanel Inputs X+, X-, Y+ and YOperating temperature range, TA Storage temperature (TQFP package only) -25oC -65oC DGND -0.3V AGND -0.3V MIN -0.3V -0.3V -0.3V MAX +3.63V +3.63V +4.2V AVDD +0.3V DBVDD +0.3V AVDD +0.3V TPVDD +0.3V AVDD +0.3V +85oC +150oC
RECOMMENDED OPERATING CONDITIONS
PARAMETER Digital input/output buffer supply range Digital core supply range Analogue supply range Speaker supply range Digital ground Analogue ground Difference AGND to DGND Note: 1. AGND is normally the same as DGND1/DGND2 2. DCVDD <= DBVDD and DCVDD <= AVDD SYMBOL DBVDD DCVDD AVDD, HPVDD, TPVDD SPKVDD DGND1, DGND2 AGND, HPGND, SPKGND, TPGND Note 1 -0.3 TEST CONDITIONS MIN 1.62 (target) 1.62 (target) 1.8 1.8 TYP 3.3 1.8 3.3 3.3 0 0 0 +0.3 MAX 3.6 3.6 3.6 4.2 UNIT V V V V V V V
1
PTD, March 2004, Rev 2.2 7
WM9713L ELECTRICAL CHARACTERISTICS
AUDIO OUTPUTS
Preliminary Technical Data
Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD=HPVDD=SPKVDD =3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER Full-scale output Signal to Noise Ratio (A-weighted) Total Harmonic Distortion Power Supply Rejection SNR THD PSRR -3dB output 100mV, 20Hz to 20kHz signal on AVDD THD = 1% PO = 200mW SYMBOL TEST CONDITIONS AVDD = 3.3V, PGA gains set to 0dB 85 MIN TYP 1 94 -85 50 -74 MAX UNIT V rms dB dB dB
DAC to Line-Out (HPL/R or MONO with 10k / 50pF load)
Speaker Output (SPKL/SPKR with 8 bridge tied load, INV=1) Output Power at 1% THD Abs. max output power Total Harmonic Distortion Signal to Noise Ratio (A-weighted) Output Power at 1% THD Abs. max output power Total Harmonic Distortion Signal to Noise Ratio (A-weighted) Output Power per channel Total Harmonic Distortion PO POmax THD SNR 400 500 -66 0.05 90 mW (rms) mW (rms) dB % dB
Stereo Speaker Output (SPKL/OUT4 and SPKR/OUT3 with 8 bridge tied load, INV=1) PO POmax THD SNR PO = 200mW THD = 1% 400 500 -66 0.05 90 mW (rms) mW (rms) dB % dB
Headphone Output (HPL/R, OUT3/4 or SPKL/SPKR with 16 or 32 load) PO THD Output power is very closely correlated with THD; see below. PO=10mW, RL=16 PO=10mW, RL=32 PO=20mW, RL=16 PO=20mW, RL=32 Signal to Noise Ratio (A-weighted) Note: 1. All THD values are valid for the output power level quoted above - for example, at HPVDD=3.3V and RL=16, THD is -80dB when output power is 10mW. Higher output power is possible, but will result in a deterioration in THD. SNR -80 -80 -78 -79 90 dB dB
1
PTD, March 2004, Rev 2.2 8
Preliminary Technical Data
WM9713L
AUDIO INPUTS
Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER Full Scale Input Signal Level (for ADC 0dB Input at 0dB Gain) SYMBOL VINFS TEST CONDITIONS AVDD = 3.3V AVDD = 1.8V differential input mode (MS = 01) Input Resistance Input Capacitance Line input to ADC (LINEL, LINER, MONOIN) Signal to Noise Ratio (A-weighted) Total Harmonic Distortion Power Supply Rejection Signal to Noise Ratio (A-weighted) Total Harmonic Distortion Power Supply Rejection Ratio Common Mode Rejection Ratio SNR THD PSRR SNR THD PSRR CMRR Differential mic mode 20Hz to 20kHz 20dB boost enabled 20dB boost enabled 80 87 -86 50 80 -80 50 TBD -80 dB dB dB dB dB dB dB RIN 0dB PGA gain 12dB PGA gain MIN TYP 1.0 0.545 half of the value listed above 25.6 10.4 32 13 5 38.4 15.6 pF k MAX UNIT Vrms
LINEL/R, MIC1/2A/2B and MONOIN pins
Microphone input to ADC (MIC1/2A/2B pins)
AUXILIARY MONO DAC (AUXDAC)
Test Conditions AVDD = 3.3V, TA = +25oC, unless otherwise stated. PARAMETER Resolution Full scale output voltage Signal to Noise Ratio (A-weighted) Total Harmonic Distortion SNR THD AVDD=3.3V SYMBOL TEST CONDITIONS MIN TYP 12 1 TBD TBD MAX UNIT bits Vrms dB dB
PCM VOICE DAC (VXDAC)
Test Conditions AVDD = 3.3V, TA = +25oC, unless otherwise stated. PARAMETER Resolution Sample rates Full scale output voltage Signal to Noise Ratio (A-weighted) Total Harmonic Distortion SNR THD AVDD=3.3V SYMBOL TEST CONDITIONS MIN TYP 16 8 1 80 74 16 MAX UNIT bits Ks/s Vrms dB dB
1
PTD, March 2004, Rev 2.2 9
WM9713L
TOUCHPANEL AND AUXILIARY ADC
Preliminary Technical Data
Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD = TPVDD = 3.3V, TA = +25oC, MCLK = 24.576 MHz, unless otherwise stated. PARAMETER Input Voltage Input leakage current ADC Resolution Differential Non-Linearity Error Integral Non-Linearity Error Offset Error Gain Error Power Supply Rejection Channel-to-channel isolation Throughput Rate Settling Time (programmable) Switch matrix resistance Programmable Pull-up resistor Pen down detector threshold Pressure measurement current IP PIL = 1 PIL = 0 RPU RPU = 000001 1 VDD/2 400 200 DEL = 1111 (zero settling time) MCLK = 24.576MHz 0 20 63 PSRR 50 80 48 6 DNL INL AUX pin not selected as AUX ADC input SYMBOL TEST CONDITIONS MIN AGND <10 12 0.25 1 2 4 6 TYP MAX AVDD UNIT V nA bits LSB LSB LSB LSB dB dB kHz ms k V A
Input Pins X+, X-, Y+, Y-, WIPER/AUX4, COMP1/AUX1, COMP2/AUX2
COMPARATORS
Test Conditions AVDD = 3.3V, TA = +25oC, unless otherwise stated. PARAMETER Input Voltage Input leakage current Comparator Input Offset (COMP1, COMP2 only) COMP2 delay (COMP2 only) MCLK = 24.576MHz pin not selected as AUX ADC input -50 0 SYMBOL TEST CONDITIONS MIN AGND <10 +50 10.9 TYP MAX AVDD UNIT V nA mV s
COMP1/AUX1 and COMP2/AUX2 (pins 29, 30 - when not used as mic inputs)
REFERENCE VOLTAGES
Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER Audio ADCs, DACs, Mixers Reference Input/Output Buffered Reference Output Microphone Bias Bias Voltage Bias Current Source Output Noise Voltage VMICBIAS IMICBIAS Vn 1K to 20kHz 15 2.92 2.97 3.00 3 V mA nV/Hz CAP2 pin VREF pin 1.63 1.64 1.65 1.65 1.66 1.67 V V SYMBOL TEST CONDITIONS MIN TYP MAX UNIT
1
PTD, March 2004, Rev 2.2 10
Preliminary Technical Data
WM9713L
DIGITAL INTERFACE CHARACTERISTICS
Test Conditions DBVDD = 3.3V, DCVDD = 3.3V, TA = +25oC, unless otherwise stated. PARAMETER Input HIGH level Input LOW level Output HIGH level Output LOW level Clock Frequency Master clock (MCLKA pin) AC'97 bit clock (BIT_CLK pin) AC'97 sync pulse (SYNC pin) Note: 1. 2. All audio and non-audio sample rates and other timing scales proportionately with the master clock. For signal timing on the AC-Link, please refer to the AC'97 specification (Revision 2.2) 24.576 12.288 48 MHz MHz kHz SYMBOL VIH VIL VOH VOL source current = 2mA sink current = 2mA DBVDDx0.9 DBVDDx0.1 TEST CONDITIONS MIN DBVDDx0.7 DBVDDx0.3 TYP MAX UNIT V V
Digital Logic Levels (all digital input or output pins) - CMOS Levels
1
PTD, March 2004, Rev 2.2 11
WM9713L
HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER
Preliminary Technical Data
-20 H e ad ph on e P o w e r vs T H D + N (32O h m loa d)
-40
THD+N (dB)
-60
-80
-100 0 5 10 15 P o w er (m W ) 20 25 30
-2 0 H ea dp h o n e P o w e r v s T H D + N (1 6O h m lo a d)
-4 0
THD+N (dB)
-6 0
-8 0
-10 0 0 10 20 30 P o w er (m W ) 40 50 60
1
PTD, March 2004, Rev 2.2 12
Preliminary Technical Data
WM9713L
POWER CONSUMPTION
TBA
1
PTD, March 2004, Rev 2.2 13
WM9713L DEVICE DESCRIPTION
INTRODUCTION
Preliminary Technical Data
The WM9713L is a largely pin compatible upgrade to WM9712, with a PCM voice codec added. This codec is interfaced via a PCM type audio interface which makes use of GPIO pins for connection. It is designed to meet the mixed-signal requirements of portable and wireless smartphone systems. It includes audio recording and playback, touchpanel digitisation, battery monitoring, auxiliary ADC and GPIO functions, all controlled through a single 5-wire AC-Link interface. Additionally, PCM voice codec functions are supported through provision of an additional voice DAC and a PCM audio serial interface. A PLL is included to allow unrelated reference clocks to be used for generation of the AC link system clock. Typically 13MHz or 2.048MHz references might be used as a reference.
SOFTWARE SUPPORT
The basic audio features of the WM9713L are software compatible with standard AC'97 device drivers. However, to better support the touchpanel and other additional functions, Wolfson Microelectronics supplies custom device drivers for selected CPUs and operating systems. Please contact your local Wolfson Sales Office for more information.
AC'97 COMPATIBILITY
The WM9713L uses an AC'97 interface to communicate with a microprocessor or controller. The audio and GPIO functions are largely compliant with AC'97 Revision 2.2. The following differences from the AC'97 standard are noted: * Pinout: The function of some pins has been changed to support device specific features. The PHONE and PCBEEP pins have been moved to different locations on the device package. Package: The default package for the WM9713L is a 7x7mm leadless QFN package. Audio mixing: The WM9713L handles all the audio functions of a smartphone, including audio playback, voice recording, phone calls, phone call recording, ring tones, as well as simultaneous use of these features. The AC'97 mixer architecture does not fully support this. The WM9713L therefore uses a modified AC'97 mixer architecture with three separate mixers. Tone Control, Bass Boost and 3D Enhancement: These functions are implemented in the digital domain and therefore affect only signals being played through the audio DACs, not all output signals as stipulated in AC'97.
* *
*
Some other functions are additional to AC'97: * * * * * * * * * On-chip BTL loudspeaker driver for mono or stereo speakers On-chip BTL driver for ear speaker (phone receiver) Auxiliary mono DAC for ring tones, system alerts etc. Touchpanel controller Auxiliary ADC Inputs 2 Analogue Comparators for Battery Alarm Programmable Filter Characteristics for Tone Control and 3D Enhancement PCM interface to additional Voice DAC and existing audio ADCs PLL to create AC'97 system clock from unrelated reference clock input
1
PTD, March 2004, Rev 2.2 14
Preliminary Technical Data
WM9713L
PCM CODEC
The PCM voice codec functions typically required by mobile telephony devices are provided by an extra voice DAC on the WM9713L, which is interfaced via a standard PCM type data interface, which is constructed through optional use of 4 of the GPIO pins on WM9713L. The audio output data from one or both of the audio ADCs can also be output over this PCM interface, allowing a full voice codec function to be implemented. This codec supports sample rates from 8 to 48ks/s using the standard AC'97 masterclock, with the WM9713L PCM interface always acting as a master.
1
PTD, March 2004, Rev 2.2 15
WM9713L
AUDIO PATHS OVERVIEW
WM9713 Analogue
Note: all PGAs and summers are inverting
Preliminary Technical Data
RECMUXR
40h:7 (Loopback) AC'97 Link ADC Left Tone and 3D 1Eh / 20h / 40h:13 (3DE)
0Ch:12-8 00000 = +12dB 11111 = -34.5dB
MONOMIX
RECMUXL
PCBEEP
AUXDAC
MONOIN
HPMIXR
SPKMIX
HPMIXL
VXDAC
LINER
DACR
LINEL
DACL
MICA
MIC2
INV1
18 Bit DACL slot 3
DACL
LINEL
MONOIN
0Ah:12-8 00000 = +12dB 11111 = -34.5dB
MICA
MICB
PCBEEP
6dB -> -15dB
LINEL
08h:12-8 00000 = +12dB 11111 = -34.5dB
MICA
6dB -> -15dB
0A h:1 5 08 h:1 5 h:1 5-1 2 10h: 4-0
PCBEEP
MONOIN
LINER
LINEL
16
Headphone Mixer L
1Eh:15-13
INV2
5 h:1 0C
MICB
6dB -> -15dB
10h:4-0
5-11 14h:1 1 5-1 h:1 2 14 5-1 h:1 2 1A 5-1 h:1 18
04h:12-8 00000 = 0dB 11111 = -46.5dB
1Ch:7-6 HPMIXL
RECMUXL
6dB -> -15dB
HPL
Zero-cross detect
MONOIN
RECMUXR
6dB -> -15dB
Vmid
AUXDAC
6dB -> -15dB
04h:14 (ZC) 04h:15 (MUTE)
VXDAC
6dB -> -15dB
PCM Link
PCBEEP
AUXDAC
MONOIN
SPKMIX VXDAC INV1 DACL
1Ch:13-11
16 Bit PCM VXDAC
RECMUXR RECMUXL LINER DACR LINEL DACL MICA MICB
HPMIXL
02h:12-8 00000 = 0dB 11111 = -46.5dB
SPKL
Zero-cross detect
DACR
Vmid
LINEL
LINER 6dB -> -15dB
PCBEEP
0C h:1 0A 3 h:1 3 0A h:1 3 16h7 :4
3 h:1 0C
02h:14 (ZC) 02h:15 (MUTE) MONO Mixer 08h:4-0 00000 = 0dB 11111 = -46.5dB
1Ch:15-14
MICA
0dB / 20dB
10h:7+5
+5 10h:6 0-8 h:1 14 0-8 h:1 4 14 :7 Ah 1
MONOMIX INV1
PCBEEP
0Eh:12-8 00000 = +12dB 11111 = -34.5dB
MICB
0dB / 20dB
MONO
Zero-cross detect
RECMUXL
0dB / 20dB
18 h:7
RECMUXR
-4
0dB / 20dB
Vmid
AUXDAC
6dB -> -15dB
08h:6 (ZC) 08h:7 (MUTE)
VXDAC
6dB -> -15dB
RECMUXR
PCBEEP
MONOIN
MONOMIX
RECMUXL
PCBEEP
AUXDAC
MONOIN
HPMIXR
LINER
LINEL
MICA
MICB
SPKMIX
HPMIXL
VXDAC
LINER
DACR
LINEL
DACL
MICA
MICB
INV1
INV2
06h:4-0 00000 = 0dB 11111 = -46.5dB
1Ch:3-2 INV1
OUT3
Zero-cross detect
14h:5-3
12h:14 (GRL=0) 12h:11:8 0000 = 0db 1111 = +22.5dB 12h:14 (GRL=1) 12h:13-8 11111 = +30dB 00000 = -17.25dB
Vmid
14h:6 0 = 0dB 1 = 20dB
06h:6 (ZC) 06h:7 (MUTE) 18 Bit ADC Variable Slot 5C:1-0 (ASS) 5C:3 (HPF) 5C:4 (ADCO) ALC:5Ch/60h/62h Vmid
Zero-cross detect
Sent to Both PCM Link AC'97 Link
1Ch:1-0 INV2
06h:12-8 00000 = 0dB 11111 = -46.5dB
OUT4
06h:14 (ZC) 06h:15 (MUTE) 0Ch:4-0 00000 = +12dB 11111 = -34.5dB Tone and 3D 1Eh / 20h / 40h:13 (3DE)
RECMUXR
PCBEEP
PCBEEP
AUXDAC
MONOIN
MONOIN
HPMIXR
SPKMIX
HPMIXL
VXDAC
LINER
LINER
DACR
LINEL
LINEL
DACL
MICA
MICB
MICA
MICB
INV1
AC'97 Link ADC Right
18 Bit DACR slot 3
DACR
LINER
MONOIN
0Ah:4-0 00000 = +12dB 11111 = -34.5dB
PCBEEP
6dB -> -15dB
6dB -> -15dB
LINER
MICA 6dB -> -15dB
0A h:1 5 08 h:1 5 h:1 5-1 2 10h:4 -0
16
Headphone Mixer R 04h:4-0 00000 = 0dB 11111 = -46.5dB
1Ch:5-4 HPMIXR
MICB
10h:4-0
15-11 14h: 1 5-1 h:1 2 14 5-1 h:1 12 1A 5h:1 18
INV2
40h:7 (Loopback)
MONOMIX
RECMUXL
5 h:1 0C
RECMUXL
6dB -> -15dB
HPR
Zero-cross detect
6dB -> -15dB RECMUXR 6dB -> -15dB AUXDAC 6dB -> -15dB
Vmid
04h:6 (ZC) 04h:7 (MUTE)
Vmid AC'97 Link 12 Bit Resistor string DAC 2Eh/64h
RECMUXR RECMUXL PCBEEP AUXDAC MONOIN VXDAC LINER DACR LINEL DACL MICA MICB
VXDAC
HPMIXR SPKMIX INV2 LINEL
Vmid
22h: 13-12
22h:11-10 00 = +12dB 11 = +30dB
1Ch:10-8
MIC1
02h:4-0 00000 = 0dB 11111 = -46.5dB
SPKR
Zero-cross detect
LINER
MIC2A
Vmid
0A
DACL
DACR
0A h1 4 0C h:1 4 0Ch:1 4
h:1
4
Vmid Speaker Mixer
02h:6 (ZC) 02h:7 (MUTE)
MIC2B
22h:9-8 00 = +12dB 11 = +30dB
MONOIN
08h:14
6dB -> -15dB
0Eh:4-0 00000 = +12dB 11111 = -34.5dB
PCBEEP 6dB -> -15dB
AUXDAC
MICCM
PCBEEP MONOIN LINER LINEL MICA MICB
1-8 16h:1 1-8 h:1 1A 1-8 :1 8h 1
6dB -> -15dB VXDAC MONOMIX
HPMIXR
SPKMIX
HPMIXL
INV1
14h:2-0
18 Bit ADC Variable Slot 5C:1-0 (ASS) 5C:3 (HPF) 5C:4 (ADCO) ALC:5Ch/60h/62h
Sent to Both PCM Link AC'97 Link
LINEL
MONOIN
PCBEEP
LINER
MICA
MICB
1Eh:12-10
12h:6 (GRR=0) 12h:3:0 0000 = 0db 1111 = +22.5dB 12h:6 (GRR=1) 12h:5-0 11111 = +30dB 00000 = -17.25dB
PCBEEP
LINER
DACR
DACL
LINEL
MICA
MICB
RECMUXL
MONOIN
RECMUXR
14h:6 0 = 0dB 1 = 20dB
AUXDAC
VXDAC
INV1
HPMIXL
PR Bit Code
PR0 - Audio ADCs & record mux PR1 - Stereo DAC PR2 - Input PGAs & mixers PR3 - Refs, input PGAs, mixers & output PGAs PR6 - Output PGAs
Note: PR bits are active low - i.e. 0 = "ON"; 1 = "OFF" => Enable when { (PR0 || PR2) && PR3 } are low
AVDD AGND CAP VREF
MONOMIX
HPMIXR
SPKMIX
INV2
INV2
VMICBIAS
Figure 1 Audio Paths Overview
1
PTD, March 2004, Rev 2.2 16
Preliminary Technical Data
WM9713L
CLOCK GENERATION
WM9713L supports clocking from 2 separate sources, which can be selected via the AC'97 interface: * * External clock input MCLKA External clock input MCLKB
The source clock is divided to appropriate frequencies in order to run the AC'97 interface, PCM interface, voice DAC and Hi-fi DSP by means of a programmable divider block. Clock rates may be changed during operation via the AC'97 link in order support alternative modes, for example low power mode when voice data is being transmitted only. A PLL is present to add flexibility in selection of input clock frequencies, typical choices being 2.048MHz, 4.096MHz or 13MHz. Default mode on power-up assumes a clock will be present on MCLKA with the PLL powered down. This enables data to be clocked via the AC'97 link to define the desired clock divider mode and whether PLL needs to be activated. Note: This clock can be any available frequency. When muxing between MCLKA and MCLKB both clocks must be active for at least two clock cycles after the switching event.
CLOCK DIVISION MODES
Figure 2 shows the clocking strategy for WM9713L. Clocking is controlled by CLK_MUX, CLK_SRC and S[6:0]. * * * * CLKAX2, CLKBX2 - clock doublers on inputs MCLKA and MCLKB. CLK_MUX - selects between MCLKA and MCLKB. CLK_SRC - selects between external or PLL derived clock reference. S[3:0] - sets the voice DAC clock rate and PCM interface clock when in master mode (division ratio 1 to 16 available). S[6:4] - sets the hi-fi clocking rate (division ratio 1 to 8 available).
*
The registers used to set these switches can be accessed from register address 44h (see Table 1). If a mode change requires switching from an external clock to a PLL generated clock then it is recommended to set the clock division ratios required for the PLL clock scheme prior to switching between clocks. This option is accommodated by means of two sets of registers SPLL[6:0] and SEXT[6:0]. If the PLL is selected (CLK_SRC = 0) S[6:0] = SPLL[6:0], if an external clock is selected (CLK_SRC = 1) S[6:0] = SEXT[6:0]. SEXT[6:0] is defined in register address 44h. SPLL[6:0] is defined in register 46h (see Table 3) which also contains a number of separate control bits relating to the PLL's function. Writing to registers 44h and 46h enables pre-programming of the required clock mode before the PLL output is selected.
1
PTD, March 2004, Rev 2.2 17
WM9713L
Preliminary Technical Data
Figure 2 Clocking Architecture for WM9713L
1
PTD, March 2004, Rev 2.2 18
Preliminary Technical Data
WM9713L
Clock mode and division ratios are controlled by register 44h as shown in Table 1. REGISTER ADDRESS 44h BIT 14:12 LABEL SEXT[6:4] DEFAULT 000 (div 1) DESCRIPTION Defines clock division ratio for Hi-fi block: 000: f 001: f/2 ... 111: f/8 Defines clock division ratio for PCM interface and voice DAC: 0000: f 0001: f/1 ... 1111: f/16 Selects between PLL clock and External clock Sets PENADC clock divisor 000: f/16 001: f/12 010: f/8 011: f/6 100: f/4 101: f/3 110: f/2 111: f Clock doubler for MCLKB Clock doubler for MCLKA Selects between MCLKA and MCLKB (N.B. On power-up clock must be present on MCLKA and must be active for 2 clock cycles after switching to MCLKB)
11:8
SEXT[3:0]
0000 (div 1)
7 5:3
CLKSRC PENDIV
1 (ext clk) 000 (div 16)
2 1 0
CLKBX2 CLKAX2 CLKMUX
0 (Off) 0 (Off) 0 (MCLKA)
Table 1 Clock Muxing and Division Control
INTERNAL CLOCK FREQUENCIES
The internal clock frequencies are defined as follows (refer to Figure 2): * * AC97 CLK - nominally 24.576MHz, used to generate AC97 BITCLK at 12.288MHz. HIFI CLK - for HIFI playback at 48ks/s HIFI CLK = 24.576MHz. See Table 2 for voice only playback. PCM CLK - see Table 2 for sample rate vs clock frequency. SAMPLE RATE 8ks/s voice and HIFI 8ks/s voice only (power save) 16ks/s voice and HIFI 16ks/s voice only (power save) 32ks/s voice and HIFI 48ks/s voice and HIFI Table 2 Clock Division Mode Table PCM CLK FREQUENCY 2.048MHz 2.048MHz 4.096MHz 4.096MHz 8.192MHz 12.288MHz HIFI CLK FREQUENCY 24.576MHz 4.096MHz 24.576MHz 8.192MHz 24.576MHz 24.576MHz
*
1
PTD, March 2004, Rev 2.2 19
WM9713L
PEN ADC
Preliminary Technical Data
The clock for the PENADC nominally runs at 768kHz and is derived from BITCLK. The divisor for the clock generator is set by PENDIV. This enables the PENADC clock frequency to be set according to power consumption and conversion rate considerations.
PLL MODE
The PLL operation is controlled by register 46h (see Table 3) and has two modes of operation: * * Integer N Fractional N
The PLL has been optimized for nominal input clock (PLL_IN) frequencies in the range 8.192MHz - 19.661MHz (LF=0) and 2.048MHz - 4.9152MHz (LF=1). Through use of a clock divider (div by 2 / 4) on the input to the PLL frequencies up to 78.6MHz can be accommodated. The input clock divider is enabled by DIVSEL (0=Off) and the division ratio is set by DIVCTL (0=div2, 1=div4).
Figure 3 PLL Architecture REGISTER ADDRESS 46h BIT 15:12 11 10 9 8 6:4 3:0 LABEL N[3:0] LF SDM DIVSEL DIVCTL PGADDR PGDATA DEFAULT 0000 0 = off 0 = off 0 = off 0 000 0000 DESCRIPTION PLL integer division control (must be set between 5-12 for integer N mode) Allows PLL operation with low frequency input clocks (< 8.192MHz) Sigma Delta Modulator enable. Allows fractional N division Enables input clock to PLL to be divided by 2 or 4. Use if input clock is above 14.4MHz Controls division mode when DIVSEL is high. 0 = div by 2, 1= div by 4. Pager address bits to access programming of K[21:0] and SPLL[7:0] Pager data bits
Table 3 PLL Clock Control
1
PTD, March 2004, Rev 2.2 20
Preliminary Technical Data
WM9713L
INTEGER N MODE
The nominal output frequency of the PLL (PLL_OUT) is 98.304MHz which is divided by 4 to achieve a nominal system clock of 24.576MHz. The integer division ratio (N) is determined by: FPLL_out / FPLL_IN , and is set by N[3:0] and must be in the range 5 to 12 for integer N operation (0101 = div by 5, 1100 = div by 12). Note that setting LF=1 enables a further division by 4 required for input frequencies in the range 2.048MHz - 4.096MHz. Integer N mode is selected by setting SDM=0.
FRACTIONAL N MODE
Fractional N mode provides a divide resolution of 1/222 and is set by K[21:0] (register 46h, see section PLL Register Page Address Mapping). The relationship between the required division X, the fractional division K[21:0] and the integer division N[3:0] is:
K = 2 22 ( X - N )
where 0 < (X - N) < 1 and K is rounded to the nearest whole number. For example, if the PLL_IN clock is 13MHz and the desired PLL_OUT clock is 98.304MHz then the desired division, X, is 7.5618. So N[3:0] will be 7h and K[21:0] will be 23F488h to produce the desired 98.304MHz clock (see Table 4). INPUT CLOCK (PLL_IN) DESIRED PLL OUTPUT (PLL_OUT) 98.304MHz 98.304MHz 98.304MHz 98.304MHz 98.304MHz DIVISION REQUIRED (X) 48 24 8 7.5618 7.2818 FRACTIONAL DIVISION (K) INTEGER DIVISION (N)
2.048MHz 4.096MHz 12.288MHz 13MHz 27MHz (13.5MHz)**
0 0 0 0.5618 0.2818
12x4* 6x4* 8 7 7
*Divide by 4 enabled in PLL feedback path for low frequency inputs. (LF = 1) **Divide by 2 enabled at PLL input for frequencies > 14.4MHz > 38MHz (DIVSEL = 1, DIVCTL = 0) Table 4 PLL Modes of Operation
PLL REGISTER PAGE ADDRESS MAPPING
The clock division control bits SPLL[6:0] and the PLL fractional N division bits are accessed through register 46h using a sub-page address system. The 3 bit pager address allows 8 blocks of 4 bit data words to be accessed whilst the register address is set to 46h. This means that when register address 46h is selected a further 7 cycles of programming are required to set all of the page data bits. Control bit allocation for these page addresses is described in Table 5. PAGE ADDRESS 111 110 101 100 011 010 001 000 BIT 31:28 27:24 23:22 21:20 19:16 15:12 11:8 7:4 3:0 LABEL SPLL[6:4] SPLL[3:0] SPARE K[21:0] DEFAULT 0h 0h 0h 0h 0h 0h 0h 0h 0h DESCRIPTION Clock division control bus SPLL[6:0]. Clock divider reads this control word if PLL is enabled Spare control bits Sigma Delta Modulator control word for fractional N division. Division resolution is 1/222
Table 5 Pager Control Bit Allocation
1
PTD, March 2004, Rev 2.2 21
WM9713L
REGISTER ADDRESS 26h 3Ch 9 BIT 13 LABEL PR5 PLL DEFAULT 1 (Off) 1 (Off)
Preliminary Technical Data Powerdown for the PLL and internal clocks is via registers 26h and 3Ch (see Table 6). DESCRIPTION Internal clock disable (active high) PLL powerdown (active high)
N.B. both PR5 and PLL must be asserted low before PLL is enabled Table 6 PLL Powerdown Control
DATA AND CONTROL INTERFACE
The WM9713L has two interfaces, a data and control AC'97 interface and a data only PCM interface. The AC'97 interface is available through dedicated pins (SDATAOUT, SDATAIN, SYNC, BITCLK and RESETB) and is the sole control interface with access to all data streams on the device except for the Voice DAC. The PCM interface is available through the GPIO pins (PCMCLK, PCMFS, PCMDAC and PCMADC) and provides access to the Voice DAC. It can also transmit the data from the Stereo ADC. This can be useful, for example, to allow both sides of a phone conversation to be recorded by mixing the transmit and receive paths on one of the ADC channels and transmitting it over the PCM interface.
AC97 INTERFACE
INTERFACE PROTOCOL
The WM9713Lhas a single AC'97 interface for both data transfer and control. The AC-Link uses 5 wires: * * * * * SDATAIN (pin 8) carries data from the WM9713L to the controller SDATAOUT (pin 5) carries data from the controller to the WM9713L BITCLK (pin 6) is a clock, derived from either MCLKA or MCLKB inputs and supplied to the controller. SYNC is a synchronization signal generated by the controller and passed to the WM9713L RESETB resets the WM9713L to its default state
Figure 4 AC-Link Interface (typical case with BITCLK generated by the AC97 codec) The SDATAIN and SDATAOUT signals each carry 13 time-division multiplexed data streams (slots 0 to 12). A complete sequence of slots 0 to 12 is referred to as an AC-Link frame, and contains a total of 256 bits. The frame rate is 48kHz. This makes it possible to simultaneously transmit and receive multiple data streams (e.g. audio, touchpanel, AUXDAC, control) at sample rates up to 48kHz. Detailed information can be found in the AC'97 (Revision 2.2) specification, which can be obtained at www.intel.com/labs/media/audio/
1
PTD, March 2004, Rev 2.2 22
Preliminary Technical Data Note:
WM9713L
SDATAOUT and SYNC must be held low for when RESETB is applied. These signals must be held low for the entire duration of the RESETB pulse and especially during the low-to-high transition of RESETB. If either is set high during reset the AC'97 device may enter test modes. Information relating to this operation is available in the AC'97 specification or in Wolfson applications note WAN0104 available at www.wolfsonmirco.com.
PCM INTERFACE
OPERATION
WM9713L can implement a PCM voice codec function using the dedicated VXDAC and either one or both of the existing hi-fi ADC's. In PCM codec mode, VXDAC input and ADC output are interfaced via a PCM style port via GPIO pins. This interface can support one ADC channel, or stereo/dual ADC channels if required, (two channels of data are sent per PCM frame as back to back words). In voice only mode, the AC link is used only for control information, not audio data. Therefore it will generally be shut down (PR4=1), except when control data must be sent. The PCM interface makes use of 4 of the GPIO interface pins, for clock, frame, and data in/out. If the PCM codec function is not enabled then the GPIO pins may be used for other functions as on WM9713L
INTERFACE PROTOCOL
The WM9713L PCM audio interface is used for the input of data to the Voice DAC and the output of data from the Stereo ADC. When enabled, the PCM audio interface uses four GPIO pins: * * * * GPIO1/PCMCLK: Bit clock GPIO3/PCMFS: Frame Sync GPIO4/PCMDAC: Voice DAC data input GPIO5/PCMADC: Stereo ADC data output
When not enabled the GPIOs may be used for other functions on the WM9713L.
PCM INTERFACE MODES
The WM9713L PCM audio interface may be configured in one of four modes: * * * * Disabled Mode: The WM9713L disables and tri-states all PCM interface pins. Any clock input is ignored and ADC/DAC data is not transferred. Slave Mode: The WM9713L accepts PCMCLK and PCMFS as inputs from an external source. Master Mode: The WM9713L generates PCMCLK and PCMFS as outputs. Partial Master Mode: The WM9713L generates PCMCLK as an output, and accepts PCMFS as an external input.
The PCMDAC and PCMADC pins are normally used as DAC input and ADC output respectively. The WM9713L allows these functions to be swapped allowing DAC input on PCMADC and ADC output on PCMDAC.
PCM AUDIO DATA FORMATS
Four different audio data formats are supported: * * * * DSP mode Left justified Right justified I 2S
All four of these modes are MSB first. They are described below. Refer to the Electrical Characteristic section for timing information.
1
PTD, March 2004, Rev 2.2 23
WM9713L
Preliminary Technical Data The PCM Interface may be configured for Mono mode, where only one channel of ADC data is output. In this mode the interface should be configured for DSP mode. A short or long frame sync is supported and the MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of VXCLK. Note that when operating in stereo mode the mono Voice DAC always uses the left channel data as its input.
1/fs 1 PCMCLK
PCMFS
PCMCLK
PCMADC/ PCMDAC
1
2
3
n-2 n-1
n
MSB
Input Word Length (WL)
LSB
Figure 5 PCM Interface Mono Mode (mode A, FSP=0)
1/fs 1 PCMCLK
PCMFS
PCMCLK
PCMADC/ PCMDAC
1
2
3
n-2 n-1
n
MSB
Input Word Length (WL)
LSB
Figure 6 PCM Interface Mono Mode (mode B, FSP=1) In DSP mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of PCMCLK (selectable by FSP) following a rising edge of PCMFS. Right channel data immediately follows left channel data. Depending on word length, PCMCLK frequency and sample rate, there may be unused PCMCLK cycles between the LSB of the right channel data and the next sample.
1
PTD, March 2004, Rev 2.2 24
Preliminary Technical Data
1/fs 1 BCLK / VXCLK
WM9713L
PCMFS
PCMCLK
LEFT CHANNEL PCMADC/ PCMDAC
1 2 3 n-2 n-1 n 1 2
RIGHT CHANNEL
3 n-2 n-1 n
MSB
Input Word Length (WL)
LSB
Figure 7 DSP Mode Audio Interface (mode A, FSP=0)
1/fs 1 BCLK / VXCLK
PCMFS
PCMCLK
LEFT CHANNEL PCMADC/ PCMDAC
1 2 3 n-2 n-1 n 1 2
RIGHT CHANNEL
3 n-2 n-1 n
MSB
Input Word Length (WL)
LSB
Figure 7 DSP Mode Audio Interface (mode B, FSP=1) In Left Justified mode, the MSB is available on the first rising edge of PCMCLK following a PCMFS transition. The other bits up to the LSB are then transmitted in order. Depending on word length, PCMCLK frequency and sample rate, there may be unused PCMCLK cycles before each PCMFS transition.
1/fs
LEFT CHANNEL PCMFS
RIGHT CHANNEL
PCMCLK
PCMADC/ PCMDAC
1
2
3
n-2 n-1
n
1
2
3
n-2 n-1
n
MSB
LSB
MSB
LSB
Figure 8 Left Justified Audio Interface (assuming n-bit word length) In Right Justified mode, the LSB is available on the last rising edge of PCMCLK before a PCMFS transition. All other bits are transmitted before (MSB first). Depending on word length, PCMCLK frequency and sample rate, there may be unused PCMCLK cycles after each PCMFS transition.
1
PTD, March 2004, Rev 2.2 25
WM9713L
1/fs
Preliminary Technical Data
LEFT CHANNEL PCMFS
RIGHT CHANNEL
PCMCLK
PCMADC / PCMDAC
1
2
3
n-2 n-1
n
1
2
3
n-2 n-1
n
MSB
LSB
MSB
LSB
Figure 9 Right Justified Audio Interface (assuming n-bit word length) In I2S mode, the MSB is available on the second rising edge of PCMCLK following a PCMFS transition. The other bits up to the LSB are then transmitted in order. Depending on word length, PCMCLK frequency and sample rate, there may be unused PCMCLK cycles between the LSB of one sample and the MSB of the next.
1/fs
LEFT CHANNEL PCMFS
RIGHT CHANNEL
PCMCLK
1 BCLK 1 BCLK 3 n-2 n-1 n 1 2 3 n-2 n-1 n
PCMADC/ PCMDAC
1
2
MSB
LSB
MSB
LSB
Figure 10 I2S Justified Audio Interface (assuming n-bit word length)
CONTROL
The register bits controlling PCM audio format, word length and operating modes are summarised below. CTRL must be set to override the normal use of the PCM interface pins as GPIOs, MODE must be set to specify master/slave modes. REGISTER ADDRESS 36h PCM Control BIT 15 LABEL CTRL DEFAULT 0 DESCRIPTION Sets function and control registers for GPIO / PCM interface pins. 0 = GPIO pins as GPIOs 1 = GPIO pins configured as PCM interface and controlled by this register PCM interface mode when CTRL=1 00 = PCM interface disabled [PCMCLK tristated, PCMFS tri-stated] 01 = PCM interface in slave mode [PCMCLK as input, PCMFS as input] 10 = PCM interface in master mode [PCMCLK as output, PCMFS as output] 11 = PCM interface in partial master mode [PCMCLK as output, PCMFS as input] PCM data swap 0 = DAC data input on PCMDAC, ADC data output on PCMADC 1 = DAC data input on PCMADC, ADC data output on PCMDAC
14:13
MODE
10
12
SWAP
0
1
PTD, March 2004, Rev 2.2 26
Preliminary Technical Data REGISTER ADDRESS BIT 11:9 LABEL DIV DEFAULT 010
WM9713L
DESCRIPTION Voice DAC clock to PCMCLK divider. In master mode PCMCLK is derived from Voice DAC clock. 000 : PCMCLK = Voice DAC clock 001 : PCMCLK = Voice DAC clock / 2 010 : PCMCLK = Voice DAC clock / 4 011 : PCMCLK = Voice DAC clock / 8 100 : PCMCLK = Voice DAC clock / 16 VXDAC oversample rate: 0: 128 x fs 1: 64 x fs PCMCLK polarity 1 = invert PCMCLK polarity 0 = normal PCMCLK polarity Right, Left and I2S modes - PCMFS polarity 1 = invert PCMFS polarity 0 = normal PCMFS polarity DSP Mode - mode A/B select 0 = MSB is available on 2nd PCMCLK rising edge after LRC rising edge (mode A) 1 = MSB is available on 1st PCMCLK rising edge after LRC rising edge (mode B) PCM ADC channel select 00 = Output left and right ADC data 01 = Swap and output left and right ADC data 10 = Output left ADC data only 11 = Output right ADC data only PCM Data Word Length 11 = 32 bits (see Note) 10 = 24 bits 01 = 20 bits 00 = 16 bits PCM Data Format Select 11 = DSP Mode 10 = I2S Format 01 = Left justified 00 = Right justified
8
VDACOS R CP
1
7
0
6
FSP
0
5:4
SEL
10
3:2
WL
00
1:0
FMT
11
Table 7 PCM Codec Control Note: Right justified does not support 32-bit data.
1
PTD, March 2004, Rev 2.2 27
WM9713L AUDIO ADCS
STEREO ADC
Preliminary Technical Data
The WM9713L has a stereo sigma-delta ADC to digitize audio signals. The ADC achieves high quality audio recording at low power consumption. The ADC sample rate can be controlled by writing to a control register (see "Variable Rate Audio"). It is independent of the DAC sample rate. To save power, the left and right ADCs can be separately switched off using the Powerdown bits ADCL and ADCR (register 3Ch, bits 5:4), whereas PR0 disables both ADCs (see "Power Management" section). If only one ADC is running, the same ADC data appears on both the left and right AC-Link slots. The output from the ADC can be sent over either the AC link as usual, or output via the PCM interface which may be configured on the GPIO pins.
HIGH PASS FILTER
The WM9713L audio ADC incorporates a digital high pass filter that eliminates any DC bias from the ADC output data. The filter is enabled by default. For DC measurements, it can be disabled by writing a `1' to the HPF bit (register 5Ch, bit 3). This high pass filter corner frequency can be selected to have different values in WM9713L, to suit applications such as voice where a higher cutoff frequency is required. REGISTER ADDRESS 5Ah BIT 5:4 LABEL HPMODE DEFAULT 00 DESCRIPTION HPF corner frequency 00: 7Hz @ Fs=48kHz 01: 82Hz @ Fs=16kHz 10: 82Hz @ Fs=8kHz 11: 170Hz @ Fs=8kHz
Note: the filter corner frequency is proportional to the sample rate. Table 8 ADC Highpass Filter Frequency Control
ADC SLOT MAPPING
By default, the output of the left audio ADC appears on slot 3 of the SDATAIN signal (pin 8), and the right ADC data appears on slot 4. However, the ADC output data can also be sent to other slots, by setting the ASS (ADC slot select) control bits as shown below. REGISTER ADDRESS 5Ch Additional Functions (2) BIT 1:0 LABEL ASS DEFAULT 00 DESCRIPTION ADC to slot mapping 00: Left = Slot 3, Right = Slot 4 (default) 01: Left = Slot 7, Right = Slot 8 10: Left = Slot 6, Right = Slot 9 11: Left = Slot 10, Right = Slot 11 High-pass filter disable 0: Filter enabled (for audio) 1: Filter disabled (for DC measurements)
3
HPF
0
Table 9 ADC Control
1
PTD, March 2004, Rev 2.2 28
Preliminary Technical Data
WM9713L
RECORD SELECTOR
The record selector determines which input signals are routed into the audio ADC. The left and right channels can be selected independently. This is useful for recording a phone call: one channel can be used for the RX signal and the other for the TX signal, so that both sides of the conversation are digitized. REGISTER ADDRESS 14h Record Routing / Mux Select BIT 6 LABEL RECBST DEFAULT 0 DESCRIPTION 20dB Boost 1: Boost ADC input signal by 20dB 0 :No boost Left ADC signal source 000: MICA (pre-PGA) 001: MICB (pre-PGA) 010: LINEL (pre-PGA) 011: MONOIN (pre-PGA) 100: Headphone Mix (left) 101: Speaker Mix 110: Mono Mix 111: Reserved (do not use this setting) Right ADC signal source 000: MICA (pre-PGA) 001: MICB (pre-PGA) 010: LINER (pre-PGA) 011: MONOIN (pre-PGA) 100: Headphone Mix (right) 101: Speaker Mix 110: Mono Mix 111: Reserved (do not use this setting)
5:3
RECSL
000
2:0
RECSR
000
Table 10 Audio Record Selector
1
PTD, March 2004, Rev 2.2 29
WM9713L
RECORD GAIN
Preliminary Technical Data
The amplitude of the signal that enters the audio ADC is controlled by the Record PGA (Programmable Gain Amplifier). The PGA gain can be programmed either by writing to the Record Gain register, or by the Automatic Level Control (ALC) circuit (see next section). When the ALC is enabled, any writes to the Record Gain register have no effect. Two different gain ranges can be implemented: the standard gain range defined in the AC'97 standard, or an extended gain range with smaller gain steps. The ALC circuit always uses the extended gain range, as this has been found to result in better sound quality. REGISTER ADDRESS 12h Record Gain BIT 15 LABEL RMU DEFAULT 1 DESCRIPTION Mute Audio ADC (both channels) 1: Mute (OFF) 0: No Mute (ON) Gain range select (left) 0: Standard (0 to 22.5dB, 1.5dB step size) 1: Extended (-17.25 to +30dB, 0.75dB steps) Record Volume (left) Standard (GRL=0) XX0000: 0dB XX0001: +1.5dB ... (1.5dB steps) XX1111: +22.5dB 7 ZC 0 Extended (GRL=1) 000000: -17.25dB 000001: -16.5dB ... (0.75dB steps) 111111: +30dB
14
GRL
0
13:8
RECVOLL
000000
Zero Cross Enable 0: Record Gain changes immediately 1: Record Gain changes when signal is zero or after time-out Gain range select (right) Similar to GRL Record Volume (right) Similar to RECVOLR
6 5:0
GRR RECVOLR
0 000000
Table 11 Record Gain Register The output of the Record PGA can also be mixed into the phone and/or headphone outputs (see "Audio Mixers"). This makes it possible to use the ALC function for the microphone signal in a smartphone application. REGISTER ADDRESS 14h Record Routing BIT 15:14 LABEL R2H DEFAULT 11 (mute) DESCRIPTION Controls record mux to headphone mixer paths. 00=stereo, 01=left rec mux only, 10=right rec mux only, 11=mute left and right Controls gain of record mux l/r to headphone mixer paths. 000: +6dB 001: +3dB ... (3dBsteps) 111: -15dB Controls record mux to mono mixer path. 00=stereo, 01=left rec mux only, 10=right rec mux only, 11=mute left and right Enables 20dB gain boost for record mux to mono mixer path
13:11
R2HVOL
010 (0dB)
10:9
R2M
11 (mute)
8
R2MBST
0 (OFF)
Table 12 Record PGA Routing Control
1
PTD, March 2004, Rev 2.2 30
Preliminary Technical Data
WM9713L
AUTOMATIC LEVEL CONTROL
The WM9713L has an automatic level control that aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary.
input signal
PGA gain
signal after ALC
ALC target level
hold time
decay time
attack time
Figure 11 ALC Operation The ALC function is enabled using the ALCSEL control bits. When enabled, the recording volume can be programmed between -6dB and -28.5dB (relative to ADC full scale) using the ALCL register bits. HLD, DCY and ATK control the hold, decay and attack times, respectively.
HOLD TIME
Hold time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two (2n) steps, e.g. 2.67ms, 5.33ms, 10.67ms etc. up to 43.7s. Alternatively, the hold time can also be set to zero. The hold time only applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is above target.
DECAY (GAIN RAMP-UP) TIME
Decay time is the time that it takes for the PGA gain to ramp up across 90% of its range (e.g. from -15B up to 27.75dB). The time it takes for the recording level to return to its target value therefore depends on both the decay time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the decay time. The decay time can be programmed in power-of-two (2n) steps, from 24ms, 48ms, 96ms, etc. to 24.58s.
1
PTD, March 2004, Rev 2.2 31
WM9713L
ATTACK (GAIN RAMP-DOWN) TIME
Preliminary Technical Data
Attack time is the time that it takes for the PGA gain to ramp down across 90% of its range (e.g. from 27.75dB down to -15B gain). The time it takes for the recording level to return to its target value therefore depends on both the attack time and on the gain adjustment required. If the gain adjustment is small, it will be shorter than the attack time. The attack time can be programmed in power-of-two (2n) steps, from 6ms, 12ms, 24ms, etc. to 6.14s. When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and any new gain setting is applied to both left and right PGAs, so that the stereo image is preserved. However, the ALC function can also be enabled on one channel only. In this case, only one PGA is controlled by the ALC mechanism, while the other channel runs independently with its PGA gain set through the control register. When one ADC channel is unused, the peak detector disregards that channel. The ALC function can also operate when the two ADC outputs are mixed to mono in the digital domain, but not if they are mixed to mono in the analogue domain, before entering the ADCs.
ALC ZERO CROSS
The ALC has a zero cross detection circuit. When enabled, the PGA gain will be updated when the signal is at zero or after a time out period. This is controlled through the ALC enable ALCZC, register 62h bit 8, and the time out control ZCTIMEOUT, register 62h bit 10:9. The time out signal is a function of the BITCLK period as defined in Table 13.
1
PTD, March 2004, Rev 2.2 32
Preliminary Technical Data REGISTER ADDRESS 62h ALC / Noise Gate Control BIT 15:14 LABEL ALCSEL DEFAULT 00 (OFF)
WM9713L
DESCRIPTION ALC function select 00 = ALC off (PGA gain set by register) 01 = Right channel only 10 = Left channel only 11 = Stereo (PGA registers unused) PGA gain limit for ALC 111 = +30dB 110 = +24dB ....(6dB steps) 001 = -6dB 000 = -12dB Programmable zero cross timeout (delay for 12.288MHz BITCLK): 11: 2^17 * tbitclk (10.67 ms) 10: 2^16 * tbitclk (5.33 ms) 01: 2^15 * tbitclk (2.67 ms) 00: 2^14 * tbitclk (1.33 ms) ALC Zero Cross enable (overrides ZC bit in register 12h) 0: PGA Gain changes immediately 1: PGA Gain changes when signal is zero or after time-out ALC target - sets signal level at ADC input 0000 = -28.5dB FS 0001 = -27.0dB FS ... (1.5dB steps) 1110 = -7.5dB FS 1111 = -6dB FS ALC hold time before gain is increased. 0000 = 0ms 0001 = 2.67ms 0010 = 5.33ms ... (time doubles with every step) 1111 = 43.691s ALC decay (gain ramp-up) time 0000 = 24ms 0001 = 48ms 0010 = 96ms ... (time doubles with every step) 1010 or higher = 24.58s ALC attack (gain ramp-down) time 0000 = 6ms 0001 = 12ms 0010 = 24ms ... (time doubles with every step) 1010 or higher = 6.14s
13:11
MAXGAIN
111 (+30dB)
10:9
ZCTIMEOUT
11
8
ALCZC
0
60h ALC Control
15:12
ALCL
1011 (-12dB)
11:8
HLD
0000 (0ms)
7:4
DCY
0011 (192ms)
3:0
ATK
0010 (24ms)
Table 13 ALC Control
MAXIMUM GAIN
The MAXGAIN register sets the maximum gain value that the PGA can be set to whilst under the control of the ALC. This has no effect on the PGA when ALC is not enabled.
1
PTD, March 2004, Rev 2.2 33
WM9713L
PEAK LIMITER
Preliminary Technical Data
To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled. (Note: If ATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used).
NOISE GATE
When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM9713L has a noise gate function that prevents noise pumping by comparing the signal level at the input pins (i.e. before the record PGA) against a noise gate threshold, NGTH. Provided that the noise gate function is enabled (NGAT = 1), the noise gate cuts in when: Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB] This is equivalent to: Signal level at input pin [dB] < NGTH [dB] The PGA gain is then held constant (preventing it from ramping up as it normally would when the signal is quiet). If the NGG bit is set, the ADC output is also muted when the noise gate cuts in. The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 1.5dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set-up of the function. Note that the noise gate only works in conjunction with the ALC function, and always operates on the same channel(s) as the ALC (left, right, both, or none). REGISTER ADDRESS 62h ALC / Noise Gate Control 7 BIT LABEL NGAT DEFAULT 0 DESCRIPTION Noise gate function enable 1 = enable 0 = disable Noise gate type 0 = PGA gain held constant 1 = mute ADC output Noise gate threshold 00000: -76.5dBFS 00001: -75dBFS ... 1.5 dB steps 11110: -31.5dBFS 11111: -30dBFS
5
NGG
0
4:0
NGTH(4:0)
00000
Table 14 Noise Gate Control
1
PTD, March 2004, Rev 2.2 34
Preliminary Technical Data
WM9713L
AUDIO DACS
STEREO DAC
The WM9713L has a stereo sigma-delta DAC that achieves high quality audio playback at low power consumption. Digital tone control, adaptive bass boost and 3-D enhancement functions operate on the digital audio data before it is passed to the stereo DAC. (Contrary to the AC'97 specification, they have no effect on analogue input signals or signals played through the auxiliary DAC. Nevertheless, the ID2 and ID5 bits in the reset register, 00h, are set to `1' to indicate that the WM9713L supports tone control and bass boost.) The DAC output has a PGA for volume control. The DAC sample rate can be controlled by writing to a control register (see "Variable Rate Audio"). It is independent of the ADC sample rate. When not in use the DACs can be separately powered down using the Powerdown register bits DACL and DACR (register 3Ch, bits [7:6]).
STEREO DAC VOLUME
The volume of the DAC output signal is controlled by a PGA (Programmable Gain Amplifier). Each DAC can be mixed into the headphone, speaker and mono mixer paths (see "Audio Mixers") controlled by register 0Ch. Each DAC-to-mixer path has an independent mute bit. When all DAC-to-mixer paths are muted the DAC PGA is muted automatically. When not in use the DAC PGAs can be powered down using the Powerdown register bits DACL and DACR (register 3Ch, bits [7:6]). REGISTER ADDRESS 0Ch DAC Volume BIT 15 14 13 12:8 LABEL D2H D2S D2M DACL VOL DEFAULT 1 1 1 01000 (0dB) DESCRIPTION Mute DAC path to headphone mixer 1: Mute, 0: No mute (ON) Mute DAC path to speaker mixer 1: Mute, 0: No mute (ON) Mute DAC path to mono mixer 1: Mute, 0: No mute (ON) Left DAC Volume 00000: +12dB ... (1.5dB steps) 11111: -34.5dB Right DAC Volume similar to DACLVOL Read-only bit to indicate auto-muting 1: DAC auto-muted 0: DAC not muted DAC Auto-Mute Enable 1: Automatically mutes analogue output of stereo DAC if digital input is zero 0: Auto-mute OFF
4:0 5Ch Additional Functions (2) 15
DACR VOL AMUTE
01000 (0dB) 0
7
AMEN
0
Table 15 Stereo DAC Volume Control
1
PTD, March 2004, Rev 2.2 35
WM9713L
TONE CONTROL / BASS BOOST
Preliminary Technical Data
The WM9713L provides separate controls for bass and treble with programmable gains and filter characteristics. This function operates on digital audio data before it is passed to the audio DACs. Bass control can take two different forms: * Linear bass control: bass signals are amplified or attenuated by a user programmable gain. This is independent of signal volume, and very high bass gains on loud signals may lead to signal clipping. Adaptive bass boost: The bass volume is amplified by a variable gain. When the bass volume is low, it is boosted more than when the bass volume is high. This method is recommended because it prevents clipping, and usually sounds more pleasant to the human ear.
*
Treble control applies a user programmable gain, without any adaptive boost function. Treble, linear bass and 3D enhancement can all produce signals that exceed full-scale. In order to avoid limiting under these conditions, it is recommended to set the DAT bit to attenuate the digital input signal by 6dB. The gain at the outputs should be increased by 6dB to compensate for the attenuation. Cut-only tone adjustment and adaptive bass boost cannot produce signals above fullscale and therefore do not require the DAT bit to be set. REGISTER ADDRESS 20h DAC Tone Control BIT 15 LABEL BB DEFAULT 0 DESCRIPTION Bass Mode 0 = Linear bass control 1 = Adaptive bass boost Bass Cut-off Frequency 0 = Low (130Hz at 48kHz sampling) 1 = High (200Hz at 48kHz sampling) Bass Intensity Code 0000 0001 0010 ... 0111 ... 1011-1101 1110 1111 6 DAT 0 BB=0 +9dB +9dB +7.5dB (1.5dB steps) 0dB (1.5dB steps) -6dB -6dB Bypass (OFF) BB=1 15 (max) 14 13 ... 8 ... 4-2 1 (min)
12
BC
0
11:8
BASS
1111 (OFF)
-6dB attenuation 0 = Off 1 = On Treble Cut-off Frequency 0 = High (8kHz at 48kHz sampling) 1 = Low (4kHz at 48kHz sampling) Treble Intensity 0000 or 0001 = +9dB 0010 = +7.5dB ... (1.5dB steps) 1011 to 1110 = -6dB 1111 = Treble Control Disabled
4
TC
0
3:0
TRBL
1111 (Disabled)
Table 16 DAC Tone Control Note: 1. All cut-off frequencies change proportionally with the DAC sample rate.
1
PTD, March 2004, Rev 2.2 36
Preliminary Technical Data
WM9713L
3D STEREO ENHANCEMENT
The 3D stereo enhancement function artificially increases the separation between the left and right channels by amplifying the (L-R) difference signal in the frequency range where the human ear is sensitive to directionality. The programmable 3D depth setting controls the degree of stereo expansion introduced by the function. Additionally, the upper and lower limits of the frequency range used for 3D enhancement can be selected using the 3DFILT control bits. REGISTER ADDRESS 40h General Purpose 1Eh DAC 3D Control BIT 13 LABEL 3DE DEFAULT 0 (disabled) 0 DESCRIPTION 3D enhancement enable
5
3DLC
Lower Cut-off Frequency 0 = Low (200Hz at 48kHz sampling) 1 = High (500Hz at 48kHz sampling) Upper Cut-off Frequency 0 = High (2.2kHz at 48kHz sampling) 1 = Low (1.5kHz at 48kHz sampling) 3D Depth 0000: 0% (minimum 3D effect) 0001: 6.67% ...(6.67% steps) 1110: 93.3% 1111: 100% (maximum)
4
3DUC
0
3:0
3DDEPTH
0000
Table 17 Stereo Enhancement Control Note: 1. All cut-off frequencies change proportionally with the DAC sample rate.
VOICE DAC
VXDAC is a 16-bit mono DAC intended for playback of Rx voice signals input via the PCM interface. Typically it is used at 8ks/s, but may be used at other sample rates up to 48ks/s. The analogue output of VXDAC is routed directly into the output mixers. The signal gain into each mixer can be adjusted at the mixer inputs using control register 1Eh. When not in use the VXDAC can be powered down using the Powerdown register bit VXDAC (register 3Ch, bit 12).
1
PTD, March 2004, Rev 2.2 37
WM9713L
REGISTER ADDRESS 3Ch Powerdown (1) 18h VXDAC Output Control BIT 12 15 LABEL VXDAC V2H DEFAULT 1 1
Preliminary Technical Data DESCRIPTION VXDAC powerdown bit 1: OFF, 0: ON Mute VXDAC path to headphone mixer 1: Mute, 0: No mute (ON) VXDAC to headphone mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute VXDAC path to speaker mixer 1: Mute, 0: No mute (ON) VXDAC to speaker mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute VXDAC path to mono mixer 1: Mute, 0: No mute (ON) VXDAC to mono mixer gain 000: +6dB ... (3dB steps) 111: -15dB
14:12
V2HVOL
010 (0dB)
11 10:8
V2S V2SVOL
1 010 (0dB)
7 6:4
V2M V2MVOL
1 010 (0dB)
Table 18 VXDAC Control
AUXILIARY DAC
AUXDAC is a simple 12-bit mono DAC. It can be used to generate DC signals (with the numeric input written into a control register), or AC signals such as telephone-quality ring tones or system beeps (with the input signal supplied through an AC-Link slot). In AC mode (XSLE = 1), the input data is binary offset coded; in DC mode (XSLE = 0), there is no offset. The analogue output of AUXDAC is routed directly into the output mixers. The signal gain into each mixer can be adjusted at the mixer inputs using control register 12h. In slot mode (XSLE = 1), the AUXDAC also supports variable sample rates (See "Variable Rate Audio" section). When not in use the auxillary DAC can be powered down using the Powerdown register bit AUXDAC (register 3Ch, bit 11).
1
PTD, March 2004, Rev 2.2 38
Preliminary Technical Data REGISTER ADDRESS 3Ch Powerdown (1) 64h AUXDAC Input Control BIT 11 15 LABEL AUXDAC XSLE DEFAULT 0 0
WM9713L
DESCRIPTION AUXDAC powerdown 1: OFF, 0: ON AUXDAC input selection 0: from AUXDACVAL (for DC signals) 1: from AC-Link slot selected by AUXDACSLT (for AC signals) AUXDAC Input Selection 000 - Slot 5, bits 8-19 (with XSLE=1) 001 - Slot 6, bits 8-19 (with XSLE=1) 010 - Slot 7, bits 8-19 (with XSLE=1) 011 - Slot 8, bits 8-19 (with XSLE=1) 100 - Slot 9, bits 8-19 (with XSLE=1) 101 - Slot 10, bits 8-19 (with XSLE=1) 110 - Slot 11, bits 8-19 (with XSLE=1) 111 - RESERVED (do not use) AUXDAC Digital Input (with XSLE=0) 000h: minimum FFFh: full-scale Mute AUXDAC path to headphone mixer 1: Mute, 0: No mute (ON) AUXDAC to headphone mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute AUXDAC path to speaker mixer 1: Mute, 0: No mute (ON) AUXDAC to speaker mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute AUXDAC path to mono mixer 1: Mute, 0: No mute (ON) AUXDAC to mono mixer gain 000: +6dB ... (3dB steps) 111: -15dB
14:12
AUXDAC SLT
000
11:0
AUXDAC VAL A2H
000h
1Ah AUXDAC Output Control
15
1
14:12
A2HVOL
010 (0dB)
11 10:8
A2S A2SVOL
1 010 (0dB)
7 6:4
A2M A2MVOL
1 010 (0dB)
Table 19 AUXDAC Control
1
PTD, March 2004, Rev 2.2 39
WM9713L VARIABLE RATE AUDIO / SAMPLE RATE CONVERSION
Preliminary Technical Data
By using an AC'97 Rev2.2 compliant audio interface, the WM9713L can record and playback at all commonly used audio sample rates, and offer full split-rate support (i.e. the DAC, ADC and AUXDAC sample rates are completely independent of each other - any combination is possible). The default sample rate is 48kHz. If the VRA bit in register 2Ah is set, then other sample rates can be selected by writing to registers 2Ch, 32h and 2Eh. The AC-Link continues to run at 48k frames per second irrespective of the sample rate selected. However, if the sample rate is less than 48kHz, then some frames do not carry an audio sample. REGISTER ADDRESS 2Ah Extended Audio Stat/Ctrl 2Ch Audio DAC Sample Rate 0 BIT LABEL VRA DEFAULT 0 (OFF) DESCRIPTION Variable Rate Audio 0: OFF (DAC and ADC run at 48kHz) 1: ON (sample rates determined by registers 2Ch and 32h) Audio DAC sample rate 1F40h: 8kHz 2B11h: 11.025kHz 2EE0h: 12kHz 3E80h: 16kHz 5622h: 22.05kHz 5DC0h: 24kHz 7D00h: 32kHz AC44h: 44.1kHz BB80h: 48kHz Any other value defaults to the nearest supported sample rate Audio ADC sample rate similar to DACSR AUXDAC sample rate similar to DACSR
15:0
DACSR
BB80h (48kHz)
32h Audio ADC Sample Rate 2Eh AUXDAC Sample Rate
15:0
ADCSR
BB80h (48kHz) BB80h (48kHz)
15:0
AUXDA CSR
Table 20 Audio Sample Rate Control
1
PTD, March 2004, Rev 2.2 40
Preliminary Technical Data
WM9713L
AUDIO INPUTS
The following sections give an overview of the analogue audio input pins and their function. For more information on recommended external components, please refer to the "Applications Information" section.
LINE INPUT
The LINEL and LINER inputs are designed to record line level signals, and/or to mix into one of the analogue outputs. Both pins are directly connected to the record selector. The record PGA adjusts the recording volume, controlled by register 12h or by the ALC function. For analogue mixing, the line input signals pass through a separate PGA, controlled by register 0Ah. The signals can be mixed into the headphone, speaker and mono mixer paths (see "Audio Mixers"). Each LINE-to-mixer path has an independent mute bit. When all LINE-to-mixer paths are muted the line PGA is muted automatically. When the line inputs are not used, the line PGA can be switched off to save power (see "Power Management" section). LINEL and LINER are biased internally to the reference voltage VREF. Whenever the inputs are muted or the device placed into standby mode, the inputs remain biased to VREF using special antithump circuitry to suppress any audible clicks when changing inputs. REGISTER ADDRESS 0Ah BIT 15 14 13 12:8 LABEL L2H L2S L2M LINEL VOL DEFAULT 1 1 1 01000 (0dB) DESCRIPTION Mute LINE path to headphone mixer 1: Mute, 0: No mute (ON) Mute LINE path to speaker mixer 1: Mute, 0: No mute (ON) Mute LINE path to mono mixer 1: Mute, 0: No mute (ON) LINEL input gain 00000: +12dB ... (1.5dB steps) 11111: -34.5dB LINER input gain similar to LINELVOL
4:0
LINER VOL
01000 (0dB)
Table 21 Line Input Control Additionally, line inputs can be used as single-ended microphone inputs through the record mux to provide a clickless ALC function by bypassing offset introduced through the microphone pre-amps. Note that the line inputs to the mixers should all be deselected if this is input configuration is used.
MICROPHONE INPUT
MICROPHONE PRE-AMPS
There are two microphone pre-amplifiers which can be configured in a variety of ways to accommodate up to 3 selectable differential microphone inputs or 2 differential microphone inputs for stereo or noise cancellation. The microphone input circuit is shown in Figure 12.
1
PTD, March 2004, Rev 2.2 41
WM9713L
Vmid
Preliminary Technical Data
MIC1
Vmid 22h: 13-12
22h:11-10 00 = +12dB 11 = +30dB
MIC2A
Vmid
MICA MICB
MIC2B
22h:9-8 00 = +12dB 11 = +30dB
MICCM
Figure 12 Microphone Input Circuit The input pins used for the microphones are MIC1, MICCM, MIC2A and MIC2B. Note that input pins MIC2A and MIC2B are multi-function inputs and must be configured for use as microphone inputs when required. This is achieved using MICCMPSEL[1:0] in register 22h (see Table 22). The input to microphone pre-amp A can be selected from any of the three microphone inputs MIC1, MIC2A and MIC2B using MPASEL[1:0]. Each pre-amp has independent boost control from +12dB to +30dB in four steps. This is controlled by MPABST[1:0] and MPBBST[1:0]. When not in use each microphone pre-amp can be powered down using the Powerdown register bits MPA and MPB (register 3Eh, bits [1:0]). When disabled the inputs are tied to Vmid (for MIC2A and MIC2B this only applies when they are selected as microphone inputs, otherwise they are left floating). REGISTER ADDRESS 22h BIT 15:14 LABEL MICCMPSEL DEFAULT 00 DESCRIPTION MIC2A and MIC2B pin configuration 00: MIC2A and MIC2B microphone inputs 01: MIC2A only 10: MIC2B only 11: neither MICA pre-amp input select 00 : MIC1 01 : MIC2A 10 : MIC2B 11 : unused (do not select) MICA pre-amp gain control 00 : +12dB 01 : +18dB 10 : +24dB 11 : +30dB MICB pre-amp gain control 00 = +12dB 01 = +18dB 10 = +24dB 11 = +30dB
13:12
MPASEL
00
11:10
MPABST
00
9:8
MPBBST
00
Table 22 Microphone Pre-amp Control
1
PTD, March 2004, Rev 2.2 42
Preliminary Technical Data
WM9713L
SINGLE MIC OPERATION
Up to three microphones can be connected in a single-ended configuration. Any one of the three MICs can be selected as the input to MPA using MPASEL[1:0] (Register 22h, bits 13:12). Only the microphone on MIC2B can be selected to MPB. Note that MPABST always sets the gain for the selected MPA input microphone. If MIC2B is the selected input for MPA it is recommended that MPB is disabled.
DUAL MIC OPERATION
Up to two microphones can be connected in a dual differential configuration. This is suitable for stereo microphone or noise cancellation applications. Mic1 is connected between the MIC2A and MICCM inputs and mic2 is connected between the MIC2B and MICCM inputs as shown in Figure 13. Additionally, another microphone can be supported on MIC1 selected through the MPA input mux. Note that the microphones can be connected in a single-ended configuration.
Figure 13 Dual Microphone Configuration
MICROPHONE BIASING CIRCUIT
The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The MICBIAS voltage can be altered via MBVOL in register 22h. When MBVOL=0, MICBIAS=0.9*AVDD and when MBVOL=1, MICBIAS=0.75*AVDD.
1
PTD, March 2004, Rev 2.2 43
WM9713L
Preliminary Technical Data The microphone bias is driven to a dedicated MICBIAS pin 28 and is enabled by MPOP1EN in register 22h. It can also be configured to drive out on GPIO8 pin 12 enabled by MPOP2EN in register 22h. When not in use the microphone bias can be powered down using the Powerdown register bit MICBIAS (register 3Eh, bit 14). REGISTER ADDRESS 22h BIT 7 6 5 LABEL MBOP2EN MBOP1EN MBVOL DEFAULT 0 (Off) 0 (Off) 0 DESCRIPTION Microphone bias enable to GPIO8 (pin 12) Microphone bias enable to MICBIAS (pin 28) Microphone bias voltage control 0: 0.9 * AVDD 1: 0.75 * AVDD
Table 23 Microphone Bias Voltage Control The internal MICBIAS circuitry is shown in Figure 14. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA.
Figure 14 Microphone Bias Schematic
MICBIAS CURRENT DETECT
The WM9713L includes a microphone bias current detect circuit which allows the user to set thresholds for the microphone bias current, above which an interrupt will be triggered. There are two separate interrupt bits, MICDET to allow the user to e.g. distinguish between one or two microphones connected to the WM9713L, and MICSHT to detect a shorted microphone (mic button press). The microphone current detect threshold is set by MCDTHR[2:0], for MICDET, and MCDSCTHR[1:0] for MICSHT. Thresholds for each code are shown in Table 24 When not in use the microphone bias current detect circuit can be powered down using the Powerdown register bit MCD (register 3Eh, bit 15). See the GPIO and Interrupt Controller sections for details on the interrupt and status readback for the microphone bias current detect & microphone short circuit detect.
1
PTD, March 2004, Rev 2.2 44
Preliminary Technical Data REGISTER ADDRESS 22h BIT 4:2 LABEL MCDTHR DEFAULT 000 DESCRIPTION
WM9713L
Mic current detect threshold 000:100uA 001:200uA ....100uA steps up to 111:800uA These values are for 3.3V supply and scale with supply voltage (AVDD). Mic current detect short circuit threshold 00: 600uA 01: 1200uA 10: 1800uA 11: 2400uA These values are for 3.3V supply and scale with supply voltage (AVDD).
1:0
MCDSCTR
00
Table 24 Microphone Current Detect Control
MICROPHONE PGAS
The microphone pre-amps MPA and MPB drive into two microphone PGAs whose gain is controlled by register 0Eh. The PGA signals can be routed into the headphone mixers and the mono mixer, but not the speaker mixer (to prevent forming a feedback loop) controlled by register 10h. When the PGA signals are not selected as an input to any of the mixers the outputs of the PGAs are muted automatically. When not in use the microphone PGAs can be powered down using the Powerdown register bits MA and MB (register 3Eh, bits [3:2]). REGISTER ADDRESS 0Eh Mic PGA Volume BIT 12:8 LABEL MICAVOL DEFAULT 01000 (0dB) DESCRIPTION MICA input gain 00000: +12dB ... (1.5dB steps) 11111: -34.5dB MICB input gain 00000: +12dB ... (1.5dB steps) 11111: -34.5dB
4:0
MICBVOL
01000 (0dB)
Table 25 Microphone PGA Volume Control REGISTER ADDRESS 10h MIC Routing 7 6 5 4:3 BIT LABEL MA2M MB2M MIC2MBST MIC2H DEFAULT 1 1 0 11 DESCRIPTION Mute MICA path to mono mixer 1: Mute, 0: No mute (ON) Mute MICB path to mono mixer 1: Mute, 0: No mute (ON) Mic to mono mixer boost 0: 0dB, 1: +20dB Mic to headphone mixers select 00: MICA and MICB 01: MICA only 10: MICB only 11: none (mutes microphone PGAs) Mic PGA to headphone mixers gain 000: +6dB ... (3dB steps) 111: -15dB PTD, March 2004, Rev 2.2 45
2:0
MIC2HVOL
010 (0dB)
Table 26 Microphone PGA Routing Control
1
WM9713L
MONOIN INPUT
Preliminary Technical Data
Pin 20 (MONOIN) is a mono input designed to connect to the receive path of a telephony device.The pin connects directly to the record selector for phone call recording (Note: to record both sides of a phone call, one ADC channel should record the MONOIN signal while the other channel records the MIC signal). The record PGA adjusts the recording volume, and is controlled by register 12h or by the ALC function (see "Record Gain" and "Automatic Level Control" sections). REGISTER ADDRESS 14h Record Routing BIT 15:14 LABEL R2H DEFAULT 11 (mute) DESCRIPTION Controls record mux to headphone mixer paths. 00=stereo, 01=left rec mux only, 10=right rec mux only, 11=mute left and right Controls gain of record mux l/r to headphone mixer paths 000: +6dB ... (3dB steps) 111: -15dB Controls record mux to mono mixer path. 00=stereo, 01=left rec mux only, 10=right rec mux only, 11=mute left and right Enables 20dB gain boost for record mux to mono mixer path
13:11
R2HVOL
010 (0dB)
10:9
R2M
11 (mute)
8
R2MBST
0 (OFF)
Table 27 Record PGA Routing Control To listen to the MONOIN signal, the signal passes through a separate PGA, controlled by register 08h. The signal can be routed into the headphone mixer (for normal phone call operation) and/or the speaker mixer (for speakerphone operation), but not into the mono mixer (to prevent forming a feedback loop). When the signal is not selected as an input to any of the mixers the output of the PGA is muted automatically. When not in use the MONOIN PGA can be powered down using the Powerdown register bit MOIN (register 3Eh, bit 4). MONOIN is biased internally to the reference voltage VREF. Whenever the input is muted or the device placed into standby mode, the input remains biased to VREF using special anti-thump circuitry to suppress any audible clicks when changing inputs. REGISTER ADDRESS 08h MONOIN PGA Vol / Routing BIT 15 14 12:8 LABEL M2H M2S MONOIN VOL DEFAULT 1 1 01000 (0dB) DESCRIPTION Mute MONIN path to headphone mixer 1: Mute, 0: No mute (ON) Mute MONOIN path to speaker mixer 1: Mute, 0: No mute (ON) MONOIN input gain 00000: +12dB ... (1.5dB steps) 11111: -34.5dB
Table 28 Mono PGA Control
PCBEEP INPUT
Pin 19 (PCBEEP) is a mono, line level input intended for externally generated signal or warning tones. It is routed directly to the record selector and all three output mixers, without an input amplifier. The signal gain into each mixer can be independently controlled, with a separate mute bit for each signal path.
1
PTD, March 2004, Rev 2.2 46
Preliminary Technical Data
WM9713L
PCBEEP is biased internally to the reference voltage VREF. When the signal is not selected as an input to any of the mixers the input remains biased to VREF using special anti-thump circuitry to suppress any audible clicks when changing inputs. REGISTER ADDRESS 16h PCBEEP input BIT 15 14:12 LABEL B2H B2HVOL DEFAULT 1 010 (0dB) DESCRIPTION Mute PCBEEP path to headphone mixer 1: Mute, 0: No mute (ON) PCBEEP to headphone mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute PCBEEP path to speaker mixer 1: Mute, 0: No mute (ON) PCBEEP to speaker mixer gain 000: +6dB ... (3dB steps) 111: -15dB Mute PCBEEP path to mono mixer 1: Mute, 0: No mute (ON) PCBEEP to mono mixer gain 000: +6dB ... (3dB steps) 111: -15dB
11 10:8
B2S B2SVOL
1 010 (0dB)
7 6:4
B2M B2MVOL
1 010 (0dB)
Table 29 PCBEEP Control
DIFFERENTIAL MONO INPUT
PCBEEP and MONOIN inputs can be configured to provide a differential mono input. This is achieved by mixing the two inputs together using the headphone mixers or the speaker mixer. Note that the gain of the MONOIN PGA must match the gain of the PCBEEP mixer input to achieve a balanced differential mono input.
1
PTD, March 2004, Rev 2.2 47
WM9713L AUDIO MIXERS
MIXER OVERVIEW
Preliminary Technical Data
The WM9713L has four separate low-power audio mixers to cover all audio functions required by smartphones, PDAs and handheld computers. These mixers are used to drive the audio outputs HPL, HPR, MONO, SPKL, SPKR, OUT3 and OUT4. There are also two inverters used to provide complementary output driver signals.
HEADPHONE MIXERS
There are two headphone mixers, headphone mixer left and headphone mixer right (HPMIXL and HPMIXR). These mixers are the stereo output driver source. They are used to drive the stereo outputs HPL and HPR. They can also be used to drive SPKL and SPKR outputs and, when used in conjunction with OUT3 and OUT4, they can be configured to drive complementary signals through the two output inverters to support bridge-tied load (BTL) stereo loudspeaker outputs. The following signals can be mixed into the headphone path: * * * * * * * * MONOIN (controlled by register 08h, see "Audio Inputs") LINEL/R (controlled by register 0Ah, see "Audio Inputs") the output of the Record PGA (controlled by register 14h, see "Audio ADC", "Record Gain") the stereo DAC signal (controlled by register 0Ch, see "Audio DACs") the MIC signal (controlled by register 10h, see "Audio Inputs") PC_BEEP (controlled by register 16h, see "Audio Inputs") the VXDAC signal (controlled by register 18h, see "Audio DACs") the AUXDAC signal (controlled by register 1Ah, see "Auxiliary DAC")
In a typical smartphone application, the headphone signal is a mix of MONOIN / VXDAC and sidetone (for phone calls) and the stereo DAC signal (for music playback). When not in use the headphone mixers can be powered down using the Powerdown register bits HPLX and HPRX (register 3Ch, bits [3:2]).
SPEAKER MIXER
The speaker mixer (SPKMIX) is a mono source. It is typically used to drive a mono loudspeaker in BTL configuration. The following signals can be mixed into the speaker path: * * * * * * MONOIN (controlled by register 08h, see "Audio Inputs") LINEL/R (controlled by register 0Ah, see "Audio Inputs") the stereo DAC signal (controlled by register 0Ch, see "Audio DACs") PC_BEEP (controlled by register 16h, see "Audio Inputs") the VXDAC signal (controlled by register 18h, see "Audio DACs") the AUXDAC signal (controlled by register 1Ah, see "Auxiliary DAC")
In a typical smartphone application, the speaker signal is a mix of AUXDAC (for system alerts or ring tone playback), MONOIN / VXDAC (for speakerphone function), and PC_BEEP (for externally generated ring tones). Note that when selected the stereo input pairs LINEL/R and DACL/R are summed and attenuated by -6dB so that 0dBFS signals on each channel sum to give a stereo mixed 0dBFS output. When not in use the speaker mixer can be powered down using the Powerdown register bit SPKX (register 3Ch, bit 1).
1
PTD, March 2004, Rev 2.2 48
Preliminary Technical Data
WM9713L
MONO MIXER
The mono mixer drives the MONO pin. The following signals can be mixed into MONO: * * * * * * * LINEL/R (controlled by register 0Ah, see "Audio Inputs") the output of the Record PGA (controlled by register 14h, see "Audio ADC", "Record Gain") the stereo DAC signal (controlled by register 0Ch, see "Audio DACs") the MIC signal (controlled by register 10h, see "Audio Inputs") PC_BEEP (controlled by register 16h, see "Audio Inputs") the VXDAC signal (controlled by register 18h, see "Audio DACs") the AUXDAC signal (controlled by register 12h, see "Auxiliary DAC")
In a typical smartphone application, the MONO signal is a mix of the amplified microphone signal (possibly with Automatic Gain Control) and (if enabled) an audio playback signal from the stereo DAC or the auxiliary DAC. Note that when selected the stereo input pairs LINEL/R and DACL/R are summed and attenuated by -6dB so that 0dBFS signals on each channel sum to give a stereo mixed 0dBFS output. When not in use the mono mixer can be powered down using the Powerdown register bit MX (register 3Ch, bit 0).
MIXER OUTPUT INVERTERS
There are two general purpose mixer output inverters, INV1 and INV2. Each inverter can be selected to drive HPMIXL, HPMIXR, SPKMIX, MONOMIX or { ( HPMIXL + HPMIXR ) / 2 }. The outputs of the inverters can be used to generate complimentary signals (to drive BTL configured loads) and to provide greater flexibility in output driver configurations. INV1 can be selected as the source for SPKL, MONO and OUT3 and INV2 as the source for SPKR and OUT4. The input source for each inverter is selected using INV1[2:0] and INV2[2:0] in register 1Eh (see Table 30). When no input is selected the inverter is powered down. REGISTER ADDRESS 1Eh BIT 15:13 LABEL INV1 DEFAULT 000 (OFF) DESCRIPTION INV1 source select 000: ZH (OFF - no source selected) 001: MONOMIX 010: SPKMIX 011: HPMIXL 100: HPMIXR 101: HPMIXMONO 110: unused 111: Vmid INV2 source select Same as INV1
12:10
INV2
000 (OFF)
Table 30 Mixer Inverter Source Select
1
PTD, March 2004, Rev 2.2 49
WM9713L ANALOGUE AUDIO OUTPUTS
Preliminary Technical Data
The following sections give an overview of the analogue audio output pins. The WM9713L has three outputs capable of driving loads down to 16 (headphone / line drivers) - HPL, HPR and MONO and four output capable of driving loads down to 8 (loudspeaker / line drivers) - SPKL, SPKR, OUT3 and OUT4. The combination of output drivers, mixers and mixer inverters means that many output configurations can be supported. For examples of typical output and mixer configurations please refer to the "Typical Output Configurations" section. For more information on recommended external components, please refer to the "Applications Information" section. Each output is driven by a PGA with a gain range of 0dB to -46.5dB in -1.5dB steps. Each PGA has an input source mux, mute and zero-cross detect circuit (delaying gain changes until a zero-cross is detected, or after time-out).
HEADPHONE OUTPUTS - HPL AND HPR
The HPL and HPR outputs (pins 39 and 41) are designed to drive a 16 or 32 headphone load. They can also be used as line outputs. They can be used in and AC coupled or DC coupled (capless) configuration. The available input sources are HPMIXL/R and Vmid (see Table 31). REGISTER ADDRESS 1Ch Output PGA Mux Select BIT 7:6 LABEL HPL DEFAULT 00 (Vmid) DESCRIPTION HPL input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: HPMIXL 11: unused HPR input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: HPMIXR 11: unused
5:4
HPR
00 (Vmid)
Table 31 HPL / HPR PGA Input Source The signal volume on HPL and HPR can be independently adjusted under software control by writing to register 04h. When not in use HPL and HPR can be powered down using the Powerdown register bits HPL and HPR (register 3Eh, bits [10:9]). To minimise pops and clicks when the PGA is powered down / up it is recommended that the Vmid input is selected during the power down / up cycle. This ensures the same DC level is maintained on the output pin throughout.
1
PTD, March 2004, Rev 2.2 50
Preliminary Technical Data REGISTER ADDRESS 04h Headphone Volume BIT 15 LABEL MUL DEFAULT 1 (Mute)
WM9713L
DESCRIPTION Mute HPL 1: Mute (OFF) 0: No Mute (ON) Left zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out HPL Volume 000000: 0dB (maximum) 000001: -1.5dB ... (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB Mute HPR 1: Mute (OFF) 0: No Mute (ON) Right zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out HPR Volume Similar to HPLVOL
14
ZCL
0
13:8
HPLVOL
000000 (0dB)
7
MUR
1 (Mute)
6
ZCR
0
5:0
HPRVOL
00000 (0dB)
Table 32 HPL / HPR PGA Control
MONO OUTPUT
The MONO output (pin 31) is designed to drive a 16 headphone load and can also be used as a line outputs. The available input sources are MONOMIX, INV1 and Vmid (see Table 33) REGISTER ADDRESS 1Ch Output PGA Mux Select BIT 15:14 LABEL MONO DEFAULT 00 (Vmid) DESCRIPTION MONO input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: MONOMIX 11: INV1
Table 33 MONO PGA Input Source The signal volume on MONO can be independently adjusted under software control by writing to register 08h. When not in use MONO can be powered down using the Powerdown register bit MONO (register 3Eh, bit 13). To minimise pops and clicks when the PGA is powered down / up it is recommended that the Vmid input is selected during the power down / up cycle. This ensures the same DC level is maintained on the output pin throughout.
1
PTD, March 2004, Rev 2.2 51
WM9713L
REGISTER ADDRESS 08h MONO Vol BIT 7 MU LABEL DEFAULT 1 (Mute)
Preliminary Technical Data DESCRIPTION Mute MONO 1: Mute (OFF) 0: No Mute (ON) Right zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out MONO Volume 000000: 0dB (maximum) 000001: -1.5dB ... (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB
6
ZC
0
5:0
MONOVOL
000000 (0dB)
Table 34 Mono PGA Control
SPEAKER OUTPUTS - SPKL AND SPKR
The SPKL and SPKR (pins 35 and 36) are designed to drive a loudspeaker load down to 8 and can also be used as line outputs and headphone outputs. They are designed to drive an 8 load AC coupled or in a BTL (capless) configuration. The available input sources are HPMIXL/R, SPKMIXL/R, INV1/2 and Vmid (see Table 35). REGISTER ADDRESS 1Ch Output PGA Mux Select BIT 13:11 LABEL SPKL DEFAULT 000 (Vmid) DESCRIPTION SPKL input source select 000: Vmid 001: no i/p (ZH if buffer disabled) 010: HPMIXL 011: SPKMIX 100: INV1 101-111: unused SPKR input source select 000: Vmid 001: no i/p (ZH if buffer disabled) 010: HPMIXR 011: SPKMIX 100: INV2 101-111: unused
10:8
SPKR
000 (Vmid)
Table 35 SPKL / SPKR PGA Input Source The signal volume on SPKL and SPKR can be independently adjusted under software control by writing to register 02h. When not in use SPKL and SPKR can be powered down using the Powerdown register bits SPKL and SPKR (register 3Eh, bits [8:7]). To minimise pops and clicks when the PGA is powered down / up it is recommended that the Vmid input is selected during the power down / up cycle. This ensures the same DC level is maintained on the output pin throughout.
1
PTD, March 2004, Rev 2.2 52
Preliminary Technical Data REGISTER ADDRESS 02h Speaker Volume BIT 15 LABEL MUL DEFAULT 1 (Mute)
WM9713L
DESCRIPTION Mute SPKL 1: Mute (OFF) 0: No Mute (ON) Left zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out SPKL Volume 000000: 0dB (maximum) 000001: -1.5dB ... (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB Mute SPKR 1: Mute (OFF) 0: No Mute (ON) Right zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out SPKR Volume Similar to SPKLVOL
14
ZCL
0
13:8
SPKLVOL
000000 (0dB)
7
MUR
1 (Mute)
6
ZCR
0
5:0
SPKRVOL
00000 (0dB)
Table 36 SPKL / SPKR PGA Control Note: 1. For BTL speaker drive, it is recommended that both PGAs have the same gain setting.
AUXILLARY OUTPUTS - OUT3 AND OUT4
The OUT3 and OUT4 outputs (pins 37 and 33) are designed to drive a loudspeaker load down to 8 and can also be used as line outputs and headphone outputs. They are designed to drive an 8 load AC coupled or in a BTL (capless) configuration and can be used as a midrail buffer to drive the headphone outputs in a capless DC configuration. The available input sources are INV1/2 and Vmid (see Table 37). REGISTER ADDRESS 1Ch Output PGA Mux Select BIT 3:2 LABEL OUT3 DEFAULT 00 (Vmid) DESCRIPTION OUT3 input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: INV1 11: unused OUT4 input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: INV2 11: unused
1:0
OUT4
00 (Vmid)
Table 37 OUT3 / OUT4 PGA Input Source The signal volume on OUT3 and OUT4 can be independently adjusted under software control by writing to register 06h. When not in use OUT3 and OUT4 can be powered down using the Powerdown register bits OUT3 and OUT4 (register 3Eh, bits [11:12]). To minimise pops and clicks when the PGA is powered down / up it is recommended that the Vmid input is selected during the power down / up cycle. This ensures the same DC level is maintained on the output pin throughout.
1
PTD, March 2004, Rev 2.2 53
WM9713L
REGISTER ADDRESS 06h Speaker Volume BIT 15 LABEL MU4 DEFAULT 1 (Mute)
Preliminary Technical Data DESCRIPTION Mute OUT4 1: Mute (OFF) 0: No Mute (ON) OUT4 zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out OUT4 Volume 000000: 0dB (maximum) 000001: -1.5dB ... (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB Mute OUT3 1: Mute (OFF) 0: No Mute (ON) OUT3 zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out OUT3 Volume Similar to OUT4VOL
14
ZC4
0
13:8
OUT4VOL
000000 (0dB)
7
MU3
1 (Mute)
6
ZC3
0
5:0
OUT3VOL
00000 (0dB)
Table 38 OUT3 / OUT4 PGA Control
THERMAL SENSOR
The speaker and headphone outputs can drive very large currents. To protect the WM9713L from becoming too hot, a thermal sensor has been built in. If the chip temperature reaches approximately 150C, and the ENT bit is set, the WM9713L deasserts GPIO bit 11 in register 54h, a virtual GPIO that can be set up to generate an interrupt to the CPU (see "GPIO and Interrupt Control" section). REGISTER ADDRESS 3Ch BIT 13 LABEL TSHUT DEFAULT 1 DESCRIPTION Power down thermal sensor 0: Enabled 1: Disabled Thermal sensor (virtual GPIO) 1: Temperature below 150C 0: Temperature above 150C See also "GPIO and Interrupt Control" section.
54h
11
TI
0
Table 39 Thermal Cutout Control
JACK INSERTION AND AUTO-SWITCHING
In a phone application, a BTL ear speaker may be connected across MONO and HPL, a stereo headphone on HPL and HPR and stereo speakers on SPKL, SPKR, OUT3 and OUT4 (see Figure 15). Typically, only one of these three output devices is used at any given time: when no headphone is plugged in, the BTL ear speaker or stereo speakers are active, otherwise the headphone is used.
1
PTD, March 2004, Rev 2.2 54
Preliminary Technical Data
WM9713L
Figure 15 Typical Output Configuration The presence of a headphone can be detected using one of GPIO1/6/7/8 (pins 44, 3, 11 & 12) and an external pull-up resistor (see "Applications Information" section for a circuit diagram). When the jack is inserted the GPIO is pulled low by a switch on the socket. When the jack is removed the GPIO is pulled high by a resistor. If the JIEN bit is set, the WM9713L automatically switches between headphone and any other output configuration, typically ear speaker or stereo speaker that has been set up in the Powerdown and Output PGA Mux Select registers. Note: The GPIO polarity can be inverted by setting register 4Eh. In addition to the typical configuration explained above the WM9713L can also support automatic switching between the following three configurations set as BTL ear speaker and headphone. REGISTER ADDRESS 24h Output Volume Mapping (Jack Insert) BIT 1:0 LABEL EARSPKSEL DEFAULT 00 DESCRIPTION 00: Default, no ear speaker configuration selected. 01: MONO and HPL driver selected as BTL ear speaker. 10: OUT3 and HPL driver selected as BTL ear speaker. 11: OUT4 and HPL driver selected as BTL ear speaker.
Table 40 Ear Speaker Configuration For example if OUT4 and HPL is selected as the BTL ear speaker, the user should select EARSPKSEL = 3h, then OUT4 is tri-stated on jack insert to prevent sound across the ear speaker during headphone operation and HPL volume is set to OUT4 volume on jack out to ensure correct ear speaker operation. It should be noted that all other outputs except HPL, HPR and selected ear speaker driver are disabled and internally connected to VREF on jack insert. This maintains VREF at those outputs and helps prevent pops when the outputs are enabled. Finally if the user wishes to DC couple the headphone outputs the user needs to select between OUT3 and OUT4 as the mid-rail output buffer driver. The selected mid-rail output buffer is enabled on jack insert. On jack out it defaults to whatever configuration has been set up in the Powerdown and Output PGA Mux Select registers.
1
PTD, March 2004, Rev 2.2 55
WM9713L
Preliminary Technical Data
REGISTER ADDRESS 24h Output Volume Mapping (Jack Insert)
BIT 3:2
LABEL DCDRVSEL
DEFAULT 00
DESCRIPTION 00: Default, AC coupled headphone. 01: OUT4 as mid-rail output buffer. 11: OUT3 as mid-rail output buffer.
Table 41 DC Coupled Headphone Configuration In summary: JIEN not set: Outputs work as normal as selected in the Powerdown and Output PGA Mux Select registers. JIEN set: On jack insert GPIO1/6/7/8 is pulled low, HPL and HPR are enabled, DCDRVSEL decides if the headphones are DC or AC coupled and configures OUT3 or OUT4 to suit, EARSPKSEL decides if MONO, OUT3 or OUT4 need to be tri-stated to ensure no sound out on the ear-speaker and finally all other outputs are disabled as explained above to prevent pops on re-enabling. On jack out GPIO1/6/7/8 is pulled high, the outputs work as normal as selected in the Powerdown and Output PGA Mux Select registers except that HPL Volume is controlled by EARSPKSEL to ensure correct ear speaker operation.
REGISTER ADDRESS 24h Output Volume Mapping (Jack Insert) 5Ah Additional Functions (1)
BIT 4
LABEL JIEN
DEFAULT 0 (OFF)
DESCRIPTION Jack Insert Enable - Takes output of GPIO1 logic
7:6
JSEL
00 (GPIO1)
GPIO select for jack insert detection: 00: GPIO1 01: GPIO6 10: GPIO7 11: GPIO8
Table 42 Jack Insertion / Auto-Switching (1)
1
PTD, March 2004, Rev 2.2 56
Preliminary Technical Data
WM9713L
HPR VOLUME
MONO STATE
HPL VOLUME
MODE DESCRIPTION GPIO1
0
XX
XX
X
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled HZ HZ HZ HZ HZ User Controlled User Controlled
1
00
00
0
Jack Insert Detection Enabled. Headphone plugged in. No Ear Speaker Selected. AC Coupled Headphone Selected. Jack Insert Detection Enabled. Headphone plugged in. MONO Ear Speaker Selected. AC Coupled Headphone Selected. Jack Insert Detection Enabled. Headphone plugged in. OUT3 Ear Speaker Selected. AC Coupled Headphone Selected. Jack Insert Detection Enabled. Headphone plugged in. OUT4 Ear Speaker Selected. AC Coupled Headphone Selected. Jack Insert Detection Enabled. Headphone plugged in. OUT4 Ear Speaker Selected. OUT3 DC Coupled Headphone Selected. Jack Insert Detection Enabled. Headphone plugged out. No Ear Speaker Selected. Jack Insert Detection Enabled. Headphone plugged out. OUT4 Ear Speaker Selected.
HPR Volume
HPL Volume
Enabled
Enabled
HZ
HZ
HZ
1
01
00
0
HPR Volume
HPL Volume
Tri-Stated
Enabled
Enabled
HZ
HZ
1
10
00
0
HPR Volume
HPL Volume
Tri-Stated
Enabled
Enabled
HZ
HZ
1
11
00
0
HPR Volume
HPL Volume
Tri-Stated
Enabled
Enabled
HZ
HZ
1
11
01
0
HPR Volume
HPL Volume
Tri-Stated
Enabled
Enabled
VMID
HZ
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
1
11
XX
1
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
User Controlled
Table 43 Jack Insertion / Auto-Switching (2)
1
PTD, March 2004, Rev 2.2 57
User Controlled
OUT4 Volume
User Controlled
1
00
XX
1
HZ
HZ
HZ
HZ
HZ
User Controlled
Jack Insert Detection Disabled.
SPKR STATE
SPKL STATE
OUT3 STATE
OUT4 STATE
EARSPKSEL
HPR STATE
HPL STATE
DCDRVSEL
JIEN
WM9713L DIGITAL AUDIO (SPDIF) OUTPUT
Preliminary Technical Data
The WM9713L supports the SPDIF standard. Pins 48 & 12 can be used to output the SPDIF data. Note that pins 48 & 12 can also be used as GPIO pins. The GE5 & GE8 bits (register 56h, bit 5 & bit 8) select between GPIO and SPDIF functionality for pins 48 & 12 respectively (see "GPIO and Interrupt control" section). Register 3Ah is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or sub-frame in the V case). With the exception of V, this register should only be written to when the SPDIF transmitter is disabled (SPDIF bit in register 2Ah is `0'). Once the desired values have been written to this register, the contents should be read back to ensure that the sample rate in particular is supported, then SPDIF validity bit SPCV in register 2Ah should be read to ensure the desired configuration is valid. Only then should the SPDIF enable bit in register 2Ah be set. This ensures that control and status information start up correctly at the beginning of SPDIF transmission. REGISTER ADDRESS 2Ah Extended Audio BIT 10 5:4 LABEL SPCV SPSA DEFAULT 0 01 DESCRIPTION SPDIF validity bit (read-only) SPDIF slot assignment (ADCO = 0) 00: Slots 3, 4 01: Slots 6, 9 10: Slots 7, 8 11: Slots 10, 11 SPDIF output enable 1 = enabled, 0 = disabled Validity bit; `0' indicates frame valid, `1' indicates frame not valid Indicates that the WM9713L does not support double rate SPDIF output (read-only) Indicates that the WM9713L only supports 48kHz sampling on the SPDIF output (readonly) Generation level; programmed as required by user Category code; programmed as required by user Pre-emphasis; `0' indicates no pre-emphasis, `1' indicates 50/15us pre-emphasis Copyright; `0' indicates copyright is not asserted, `1' indicates copyright Non-audio; `0' indicates data is PCM, `1' indicates non-PCM format (e.g. DD or DTS) Professional; `0' indicates consumer, `1' indicates professional Source of SPDIF data 0: SPDIF data comes from SDATAOUT (pin 5), slot selected by SPSA 1: SPDIF data comes from audio ADC
2 3Ah SPDIF Control Register 15 14 13:12
SEN V DRS SPSR
0 0 0 10
11 10:4 3 2 1 0 5Ch Additional Function Control 4
L CC PRE COPY AUDIB PRO ADCO
0 0000000 0 0 0 0 0
Table 44 SPDIF Output Control
1
PTD, March 2004, Rev 2.2 58
Preliminary Technical Data
WM9713L
TOUCHPANEL INTERFACE
The WM9713L includes a touchpanel driver and digitiser circuit for use with 4-wire or 5-wire resistive touchpanels. The following functions are implemented: X co-ordinate measurement Y co-ordinate measurement Pen down detection, with programmable sensitivity Touch pressure measurement (4-wire touchpanel only) Auxiliary measurement from COMP1/AUX1 (pin 29), COMP2/AUX2 (pin 30), BMON/AUX3 (pin 31), or WIPER/AUX4 (pin 12) The touchpanel digitiser uses a very low power, 12-bit successive approximation type ADC. The same ADC can also be used for battery and auxiliary measurements (see the "Battery Alarm and Battery Measurement" and "Auxiliary ADC Inputs" sections). An on-chip switch matrix connects each touchpanel terminal to the supply voltage TPVDD, to ground (TPGND), or to the ADC input, as required.
Figure 16 Touchpanel Switch Matrix
PRINCIPLE OF OPERATION - FOUR-WIRE TOUCHPANEL
Four-wire touchpanels are connected to the WM9713L as follows: * * * * Right side contact = X+ (pin 14) Left side contact = X- (pin 16) Top side contact = Y+ (pin 15) Bottom side contact = Y- (pin 17)
The principle of operation is illustrated below (Note: the illustrations assume that the top plate is used for X and the bottom plate for Y measurements, although the reverse is also possible).
1
PTD, March 2004, Rev 2.2 59
WM9713L
Preliminary Technical Data
Figure 17 X Co-ordinate Measurement on 4-wire Touchpanel For an X co-ordinate measurement, the X+ pin is internally switched to VDD and X- to GND. The X plate becomes a potential divider, and the voltage at the point of contact is proportional to its X coordinate. This voltage is measured on the Y+ and Y- pins, which carry no current (hence there is no voltage drop in RY+ or RY-). Due to the ratiometric measurement method, the supply voltage does not affect measurement accuracy. The voltage references VREF+ and VREF- are taken from after the matrix switches, so that any voltage drop in these switches has no effect on the ADC measurement.
Figure 18 Y Co-ordinate Measurement on 4-wire Touchpanel Y co-ordinate measurements are similar to X co-ordinate measurements, with the X and Y plates interchanged.
Figure 19 Pen Down Detection on 4-wire Touchpanel
1
PTD, March 2004, Rev 2.2 60
Preliminary Technical Data
WM9713L
Pen down detection uses a zero power comparator (effectively a CMOS logic gate) with an internal, programmable pull-up resistor RPU that controls pen-down sensitivity. Increasing RPU makes the touchpanel less sensitive to touch, while lowering RPU makes it more sensitive. When the touchpanel is not being touched, no current flows in the circuit, and the PENDOWN signal is low. When the panel is touched with a pen or finger, current flows through RPU and the panel, and the comparator output goes high. The PENDOWN signal can be read from bit 15 in register 7Ah (labeled PNDN). It can also be observed on pin 46 (GPIO3 / PENDOWN), if the pin is not used for GPIO (GE3=0). Additionally, PENDOWN is passed to the GPIO logic block (register 54h, bit 13), where it can generate CPU interrupts, and / or to wake up the WM9713L from sleep mode (see "GPIO and Interrupt Control" section).
Figure 20 Touch Pressure Measurement on 4-wire Touchpanel Touch pressure can be determined indirectly by measuring the contact resistance RC between the top and bottom plates. RC decreases as the touch pressure on the panel increases. The WM9713L measures RC by sending a constant current IP through the touchpanel and measuring the potential on each plate. The two values are subtracted in the digital domain to obtain the potential difference, which is proportional to RC. To suit different types of touchpanels, the magnitude of IP can be set to either 400A or 200A using the PIL control bit.
PRINCIPLE OF OPERATION - FIVE-WIRE TOUCHPANEL
Five-wire touchpanels are connected to the WM9713L as follows: Top sheet contact = WIPER/AUX4 (pin 12) Top left corner of bottom sheet = TL (pin 16) Top right corner of bottom sheet = TR (pin 15) Bottom left corner of bottom sheet = BL (pin 17) Bottom right corner of bottom sheet = BR (pin 14)
1
PTD, March 2004, Rev 2.2 61
WM9713L
Preliminary Technical Data
Figure 21 X Co-ordinate Measurement on 5-wire Touchpanel For an X co-ordinate measurement, the top left and bottom left corners of the touchpanel are grounded internally to the WM9713L, while the top right and bottom right contacts are connected to TPVDD. The bottom plate becomes a potential divider with a voltage gradient in the X direction. The voltage at the point of contact is proportional to its X co-ordinate. This voltage is measured on the WIPER pin and converted to a digital value by the ADC. Due to the ratiometric measurement method, the supply voltage does not affect measurement accuracy. The voltage references VREF+ and VREF- are taken from after the matrix switches, so that any voltage drop in these switches has no effect on the ADC measurement.
Figure 22 Y Co-ordinate Measurement on 5-wire Touchpanel Y co-ordinate measurements are similar to Y co-ordinate measurements. However, the voltage gradient on the bottom plate is in the Y direction instead of the X direction. This is achieved by grounding the bottom left and bottom right corners of the touchpanel, and connecting the top left and top right contacts to TPVDD.
1
PTD, March 2004, Rev 2.2 62
Preliminary Technical Data
WM9713L
Figure 23 Pen Down Detection on 5-wire Touchpanel Pen down detection works in a similar fashion for both 4-wire and 5-wire touchpanels (see Four-Wire Touchpanel Operation). On a 5-wire touchpanel, all four contacts of the bottom plate are grounded, and the top plate contact is connected to the internal programmable pull-up resistor, RPU.
CONTROLLING THE TOUCHPANEL DIGITISER
All touchpanel functions are accessed and controlled through the AC-Link interface.
PHYSICAL CHARACTERISTICS
The physical characteristics of the touchpanel interface are controlled through register 78h, as shown below. REGISTER ADDRESS 78h BIT 12 LABEL 45W DEFAULT 0 (4-wire) DESCRIPTION Touchpanel Type Selection 0: 4-wire 1: 5-wire Current used for pressure measurement 0: IP = 200A 1: IP = 400A Internal Pull-up resistor for Pen Detection 111111: 64k/63 = 1.02k (least sensitive) 111110: 64K/62 = 1.03K ... (pull-up = 64k / binary value of RPU) 000010: 64K/2 = 32K 000001: 64k/1 = 64k (most sensitive) 000000: RESERVED (do not use this setting)
8
PIL
0 (200A)
0:5
RPU
000001 (64k)
Table 45 Touchpanel Digitiser Control (Physical Characteristics)
1
PTD, March 2004, Rev 2.2 63
WM9713L
POWER MANAGEMENT
Preliminary Technical Data
To save power, the touchpanel digitiser and the pen-down detector can be independently disabled when they are not used. The power consumption of the pen-down detector is normally negligible, except when the pen is down. The pen ADC is powered-down using PADCPD, register 3Ch bit 15. The state of the digitiser and pen down detector is controlled by the following bits. REGISTER ADDRESS 3Ch 78h BIT 15 15:14 LABEL PADCPD PRP DEFAULT 1 = off 00 DESCRIPTION Pen ADC power down Pen ADC/AUX ADC enable 00 - Pen digitiser off, pen detect off, no wake-up on pen down (default) 01 - Pen digitiser powered off, pen detect enabled, touchpanel digitiser wakes up (changes to state 11) on pen-down 10 - Pen digitiser off, pen detect enabled, no wake-up on pen down 11 - Pen digitiser and pen detect enabled Wake-up on pen-down mode 0: Wake-up the AC-Link only (hold SDATAIN high until controller sends warm reset or cold reset) 1: Wake-up the WM9713L without waiting for a reset signal from the controller
13
RPR
0
Table 46 Touchpanel Digitiser Control (Power Management)
1
PTD, March 2004, Rev 2.2 64
Preliminary Technical Data
WM9713L
INITIATION OF MEASUREMENTS
The WM9713L touchpanel interface supports both polling routines and DMA (direct memory access) to control the flow of data from the touchpanel ADC to the host CPU. In a polling routine, the CPU starts each measurement individually by writing to the POLL bit (register 74h, bit 9). This bit automatically resets itself when the measurement is completed. REGISTER ADDRESS 74h 9 BIT LABEL POLL DEFAULT 0 DESCRIPTION Writing "1" initiates a measurement. (when CTC is not set) 8 76h 9:8 CTC CR 0 00 0: Polling mode 1: Continuous mode (for DMA) Continuous mode rate (DEL 1111) 00: 93.75 Hz (every 512 AC-Link frames) 01: 120 Hz (every 400 AC-Link frames) 10: 153.75 Hz (every 312 AC-Link frames) 11: 187.5Hz (every 256 AC-Link frames) Continuous mode "fast rate" (DEL = 1111) 00: 8 kHz (every six AC-Link frames) 01: 12 kHz (every four AC-Link frames) 10: 24 kHz (every other AC-Link frame) 11: 48 kHz (every AC-Link frame) 0: measure regardless of pen status 1: measure only when pen is down (when CTC=0 and POLL=1, measurement is delayed until pen-down; when CTC=1, measurements are stopped on pen-up) Sets polarity of PENDOWN flag: 0: non-inverted 1: inverted
78h
11
PDEN
0
10
PDPOL
0
Table 47 Touchpanel Digitiser Control (Initiation of Measurements) In continuous mode (CTC = 1), the WM9713L autonomously initiates measurements (or sets of measurements) at the rate set by CR, and supplies the measured data to the CPU on one of the unused AC'97 time slots. DMA-enabled CPUs can write the data directly into a FIFO without any intervention by the CPU core. This reduces CPU loading and speeds up the execution of user programs in handheld systems. Note that the measurement frequency in continuous mode is also affected by the DEL bits (see "Touchpanel Settling Time"). The faster rates achieved when DEL = 1111 may be useful when the ADC is used for auxiliary measurements.
1
PTD, March 2004, Rev 2.2 65
WM9713L
MEASUREMENT TYPES
Preliminary Technical Data
The ADCSEL control bits determine which type of measurement is performed (see below). REGISTER ADDRESS 74h BIT 9 POLL LABEL DEFAULT 0 DESCRIPTION Writing "1" initiates a measurement. (when CTC is not set) 8 7 6 5 4 3 2 1 0 CTC ADCSEL_AUX4 ADCSEL_AUX3 ADCSEL_AUX2 ADCSEL_AUX1 ADCSEL_PRESSURE ADCSEL_Y ADCSEL_X COO 0 0 0 0 0 0 0 0 0 0: Polling mode 1: Continuous mode (for DMA) Enable COMP1/AUX4 measurement (pin32) Enable COMP1/AUX3 measurement (pin31) Enable COMP1/AUX2 measurement (pin30) Enable COMP1/AUX1 measurement (pin29) Enable touchpanel pressure measurement Enable touchpanel Y co-ord measurement Enable touchpanel X co-ord measurement Enable co-ordinate mode 0: Single measurement. A single measurement is made depending on the setting of ADCSEL[7:1]. 1: Co-ordinate measurement. X, then Y, followed by an additional measurement indicated by ADCSEL[7:1]. If more than one ADCSEL[7:1] bit is selected then the third, additional, measurement will alternate sequentially between those selected.
Table 48 Touchpanel Digitiser Control (Measurement Types) When COO is `0', the WM9713L performs a single measurement - either in polling mode or continuously, as indicated by the CTC bit. The type of measurement is specified by the ADCSEL[7:1] bits. If CTC=0 (polling mode) then only one of the ADCSEL[7:1] bits should be set. If operating in continuous mode (CTC=1), then more than one ADCSEL[7:1] bit may be set and selected conversions will be performed cyclically in the following order => "X,Y,PRESSURE,AUX1,AUX2,AUX3,AUX4..." The co-ordinate mode (COO = `1') makes it easier to obtain co-ordinate pairs rather than single coordinates. In polling-coordinate mode (CTC = `0', COO = `1'), the WM9713L performs an X coordinate, then a Y co-ordinate, followed by a single additional measurement determined by ADCSEL[7:1], then stops. In continuous-coordinate mode (CTC = `1', COO = `1'), the WM9713L continuously repeats a sequence consisting of an X-co-ordinate,Y co-ordinate, then an additional measurement determined by ADCSEL[7:1] (if ADCSEL = 000_0000, the sequence is XYXYXY... only). Should more than one of the ADCSEL[7:1] bits be set during continuous co-ordinate mode then the additional measurement alternates for every set of three measurements. For example if ADCSEL_AUX1 and ADCSEL_AUX3 were both selected whilst CTC = `1', COO = `1' then the following sequence of conversions would be performed => "X,Y,AUX1,X,Y,AUX3,X,Y,AUX1,X,Y,AUX3..."
1
PTD, March 2004, Rev 2.2 66
Preliminary Technical Data
WM9713L
CONVERSION RATE
As stated previously the conversion rate is specified by the CR bits (reg 76h). CR may be set to 93.75Hz (every 512 AC-Link Frames), 120Hz (every 400 AC-Link Frames), 153.75Hz (every 312 AC-Link frames) or 187.5Hz (every 256 AC-Link frames). If only one ADRSEL[7:1] bit is set then each individual conversion occurs at the rate specified by CR. If multiple ADRSEL[7:1] bits are set then the complete set of conversions requested is completed at the rate specified by CR.
DATA READBACK
This data is stored in register 7Ah, and can be retrieved by reading the register in the usual manner (see AC-Link Interface section). Additionally, the data can also be passed to the controller on one of the AC-Link time slots not used for audio functions. The output data word of the touchpanel interface consists of three parts: * Pen Status (1 bit) - this is also passed to the GPIO logic block, which can be programmed to generate an interrupt and/or wake up the WM9713L on pen down (see GPIO and Interrupt Control). Output data from the touchpanel ADC (12 bits) ADCSRC: 3 additional bits that indicate the source of the ADC data. In co-ordinate mode (COO = `1'), the WM9713L schedules different types of measurements autonomously and so these register bits may be required.
* *
If the data is being read back using the polling method, there are several ways to determine when a measurement has finished: * * Reading back the POLL bit. If it has been reset to `0', then the measurement has finished. Monitoring the ADA signal, see GPIO and interrupt section. ADA goes high after every single conversion. If operating in co-ordinate mode (COO=1) then ADA goes high after every group of 3 conversions. Reading back 7Ah until the new data appears
*
1
PTD, March 2004, Rev 2.2 67
WM9713L
REGISTER ADDRESS 7Ah or AC-Link slot selected by SLT BIT 15 LABEL PNDN DEFAULT 0
Preliminary Technical Data DESCRIPTION Pen status (read-only) 0: Pen Up 1: Pen Down Touchpanel ADC Source 000: No measurement 001: X co-ordinate measurement 010: Y co-ordinate measurement 011: Pressure measurement (4-wire only) 100: COMP1/AUX1 measurement (pin 29) 101: COMP2/AUX2 measurement (pin 30) 110: BMON/AUX3 measurement (pin 31) 111: WIPER/AUX4 measurement (pin 12) Touchpanel ADC Data (read-only) Bit 11 = MSB Bit 0 = LSB 0: No effect (new ADC data overwrites unread data in register 7Ah) 1: New data is held back, and measurements delayed, until register 7Ah is read)
14:12
ADCSRC
000
11:0
ADCD
000h
78h
9
WAIT
0
Table 49 Touchpanel Digitiser Data When operating in co-ordinate mode (COO=1) there will be 3 results to read back from each set of measurements - namely X,Y and the third additional measurement. After the co-ordinate set has finished the X result will be present in register 7Ah. Once this has been read back by the user the Y result will overwrite register 7Ah, as indicated by ADCSRC. Finally, after the Y result has been read back, the result of the third, additional, measurement will become present in 7Ah, again indicated by ADCSRC. To avoid losing data that has not yet been read, the WM9713L can delay overwriting register 7Ah with new conversions until the old data has been read. This function is enabled using the WAIT bit, and applies to both single and co-ordinate conversion mode. The flow diagram in Figure 24 shows the timing of touchpanel conversions, and data readback from register 7Ah - dependent on the individual settings of the CO, POLL,ADCSEL and CTC bits.
1
PTD, March 2004, Rev 2.2 68
Preliminary Technical Data
WM9713L
POLL (74h) CTC (74h) COO (74h) ADCSEL (74H)
Starts a single measurement Starts a co-ordinate measurement at specified conversion rate Enables Co-Ordinate mode Specifies the type of measurement to be made
Figure 24 Touchpanel Conversion Flow Diagram If the SLEN bit is set to `1', then the touchpanel data appears on the AC-Link slot selected by the SLT control bits, as shown below. The Slot 0 `tag' bit corresponding to the selected time slot is asserted whenever there is new data on that slot.
REGISTER ADDRESS 76h
BIT 3
LABEL SLEN
DEFAULT 0
DESCRIPTION Slot Readback Enable 0: Disabled (readback through register only) 1: Enable (readback slot selected by SLT) AC'97 Slot Selection for Touchpanel Data 000: Slot 5 001: Slot 6 ... 101: Slot 10 110: Slot 11 111: RESERVED
2:0
SLT
110
Table 50 Returning Touchpanel Data Through an AC-Link Time Slot
1
PTD, March 2004, Rev 2.2 69
WM9713L
TOUCHPANEL SETTLING TIME
Preliminary Technical Data
For accurate touchpanel measurements, some settling time may be required between the switch matrix applying a voltage across the touchpanel plate and the ADC sampling the signal. This time delay function is built into the WM9713L and can be programmed as shown below. REGISTER ADDRESS 76h BIT 7:4 LABEL DEL DEFAULT 0000 (1 frame) DESCRIPTION Touchpanel ADC Settling Time
Table 51 Touchpanel Settling Time Control (1) DEL 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 DELAY (AC-LINK FRAMES) 1 2 4 8 16 32 48 64 96 128 160 192 224 256 288 DELAY (TIME) 20.8s 41.7s 83.3s 167s 333s 667s 1ms 1.33ms 2ms 2.67ms 3.33ms 4ms 4.67ms 5.33ms 6ms
No delay, switch matrix always on
Table 52 Touchpanel Settling Time Control (2) The total time for co-ordinate or auxiliary measurements to complete is the delay time DEL, plus one AC-Link frame (20.8s). For a pressure measurement, the time taken is DEL plus two AC-Link frames (41.6s). Although the DELAY is variable the maximum value that may be programmed depends on the number of ADCSEL[7:1] bits set, as shown in the following table. Setting multiple ADCSEL[7:1] bits leaves less spare AC_Link frames for the DELAY.
1
PTD, March 2004, Rev 2.2 70
Preliminary Technical Data
WM9713L
NUMBERS OF ADCSEL[1:7] BITS SET 1 1 1 1 2 2 2 2 3, 4 3, 4 3, 4 3, 4 5,6,7 5,6,7 5,6,7 5,6,7 1 (if COO=1) 1 (if COO=1) 1 (if COO=1) 1 (if COO=1) 2,3,4,5,6,7 (if COO=1) 2,3,4,5,6,7 (if COO=1) 2,3,4,5,6,7,8 (if COO=1) 2,3,4,5,6,7,8 (if COO=1)
CR SETTING
MAX DELAY SETTING
00 (93.75Hz) 01 (120Hz) 10 (153.75Hz) 11 (187.5Hz) 00 (93.75Hz) 01 (120Hz) 10 (153.75Hz) 11 (187.5Hz) 00 (93.75Hz) 01 (120Hz) 10 (153.75Hz) 11 (187.5Hz) 00 (93.75Hz) 01 (120Hz) 10 (153.75Hz) 11 (187.5Hz) 00 (93.75Hz) 01 (120Hz) 10 (153.75Hz) 11 (187.5Hz) 00 (93.75Hz) 01 (120Hz)
288 288 288 256 256 192 128 128 96 96 64 48 48 48 32 16 224 192 128 96 160 128
10 (153.75Hz) 11 (187.5Hz)
96 64
Table 53 Maximum Delay Values Setting DEL to `1111' reduces the settling time to zero, i.e. measurements begin immediately. This mode is intended for fast sampling on AUX inputs. It is NOT intended for touchpanel digitisation. There are several side-effects when DEL is set to `1111': * * Co-ordinate mode does not work, i.e. the WM9713L behaves as if COO = 0, even if COO = 1 (see "Measurement Types") If X / Y co-ordinate or touch pressure measurements are selected (ADCSEL = 001, 010 or 011), then the switch matrix is constantly on, and current constantly flows in the touchpanel. This increases power consumption in the system, and is therefore not recommended for battery powered systems In continuous mode (CTC = 1), setting DEL = 1111 increases the sampling rate of the touchpanel ADC (see "Initiation of Measurements")
*
1
PTD, March 2004, Rev 2.2 71
WM9713L
MASK INPUT CONTROL
Preliminary Technical Data
Sources of glitch noise, such as the signals driving an LCD display, may feed through to the touchscreen plates and affect measurement accuracy. In order to minimise this effect, a signal may be applied to MASK (pin 47 / pin 3) to delay or synchronise the sampling of any input to the ADC. The effect of the MASK signal depends on the the MSK bits of register 78h (bits [7:6]), as described below. REGISTER ADDRESS 78h BIT 7:6 LABEL MSK DEFAULT 00 DESCRIPTION MASK input control (see Table 55)
Table 54 MASK Input Control MSK[1-0] 00 01 10 EFFECT OF SIGNAL ON MASK PIN Mask has no effect on conversions GPIO input disabled (default) Static; `hi' on MASK pin stops conversions, `lo' has no effect. Edge triggered; rising or falling edge on MASK pin delays conversions by an amount set in the DEL[3-0] register. Conversions are asynchronous to the MASK signal. Synchronous mode; conversions wait until rising or falling edge on MASK initiates cycle; screen starts to be driven when the edge arrives, the conversion sample being taken a period set by DEL[3-0] after the edge.
11
Table 55 Controlling the MASK Feature Note that pin 47 / pin 3 can also be used as a GPIO(see "GPIO and Interrupt Control" section), or to output the ADA signal (see below).
THE ADA SIGNAL
Whenever data becomes available from the touchpanel ADC, the internal ADA (ADC Data Available) signal goes high and remains high until the data has been read from register 7Ah (if SLEN = 0) or until it has been sent out on an AC-Link slot (if SLEN = 1). ADA goes high either* * After every touchpannel ADC conversion (in normal mode, COO=0) After every set of 3 conversions (co-ordinate mode, COO=1)
ADA can be used to generate an interrupt, if the AW bit (register 52h, bit 12) is set (see "GPIO and interrupt control" section) It is also possible to output the ADA signal on pin 47 / pin 3, if this pin is not used as a GPIO. The GE4/6 bit must be set to `0' to achieve this (see "GPIO and interrupt control" section). Alternatively, ADA can be read from bit 12 in register 54h.
1
PTD, March 2004, Rev 2.2 72
Preliminary Technical Data
WM9713L
ADDITIONAL FEATURES
AUXILIARY ADC INPUTS
The ADC used for touchpanel digitisation can also be used for the sole purpose of auxiliary measurements, provided that it is enabled (register 78h, PRP = 11). The WM9713L has three pins that can be used as auxiliary ADC inputs: * * * MIC2A / COMP1 / AUX1 (pin 29) MIC2B / COMP2 / AUX2 (pin 30) WIPER / AUX4 (pin 12)
Additionally, the speaker supply (SPKVDD) can be used as an auxillary ADC input through an onchip potential divider giving an input to the auxillary ADC of SPKVDD/3. This input is referred to as the AUX3 input (see Figure 16). Note that pin 12 connects to the wiper of a 5-wire touchpanel wiper function. Auxiliary measurements taken on pin 12 are only meaningful when it is not connected to a touchpanel (i.e. a 4-wire touchpanel, or no touchpanel at all, is used). Pins 29 and 30 are also used as comparator inputs (see Battery Alarm and Battery Measurement), but auxiliary measurements can still be taken on these pins at any time. The ADCSEL control bits select between different ADC inputs, as shown in Table 56. The ADCSEL control bits determine which type of measurement is performed (see below). When performing auxiliary conversions the co-ordinate mode bit, COO, should be off (0). If CTC=0 then only one of the ADCSEL[7:1] bits should be set. If operating in continuous mode (CTC=1), then more than one ADCSEL[7:1] bit may be set, and conversions will be performed cyclically in the following order => "AUX1,AUX2,AUX3,AUX4..." - dependent on which bits are set. BIT REGISTER ADDRESS 74h 7 6 5 4 0 ADCSEL_AUX4 ADCSEL_AUX3 ADCSEL_AUX2 ADCSEL_AUX1 COO 0 0 0 0 0 Enable AUX4 measurement (pin12) Enable AUX3 measurement (SPKVDD) Enable AUX2 measurement (pin30) Enable AUX1 measurement (pin29) Enable co-ordinate mode - for touchpanel conversions only (see "Controlling the Touchpanel Interface") LABEL DEFAULT DESCRIPTION
Table 56 Auxiliary ADC Measurements Auxiliary ADC measurements are initiated in the same way as touchpanel measurements, and the data is returned in the same manner. Please refer to the "Controlling the Touchpanel Interface" section.
1
PTD, March 2004, Rev 2.2 73
WM9713L
BATTERY ALARM AND ANALOGUE COMPARATORS
Preliminary Technical Data
The battery alarm function differs from battery measurement in that it does not actually measure the battery voltage. Battery alarm only indicates "OK", "Low" or "Dead". The advantage of the battery alarm function is that it does not require a clock and can therefore be used in low-power sleep or standby modes.
Figure 25 Battery Alarm Example Schematic The typical schematic for a dual threshold battery alarm is shown above. This alarm has two thresholds, "dead battery" (COMP1) and "low battery" (COMP2). R1, R2 and R3 set the threshold voltages. Their values can be up to about 1M in order to keep the battery current [IALARM = VBATT / (R1+R2+R3)] to a minimum (higher resistor values may affect the accuracy of the system as leakage currents into the input pins become significant). Dead battery alarm: COMP1 triggers when VBATT < VREF x (R1+R2+R3) / (R2+R3) A dead battery alarm is the highest priority of interrupt in the system. It should immediately save all unsaved data and shut down the system. The GP15, GS15 and GW15 bits must be set to generate this interrupt. Low battery alarm: COMP2 triggers when VBATT < VREF x (R1+R2+R3) / R3 A low battery alarm has a lower priority than a dead battery alarm. Since the threshold voltage is higher than for a dead battery alarm, there is enough power left in the battery to give the user a warning and/or shut down "gracefully". When VBATT gets close to the low battery threshold, spurious alarms are filtered out by the COMP2 delay function. The purpose of the capacitor C is to remove from the comparator inputs any high frequency noise or glitches that may be present on the battery (for example, noise generated by a charge pump). It forms a low pass filter with R1, R2 and R3. Low pass cutoff fc [Hz] = 1/ (2 C x (R1 || (R2+R3))) Provided that the cutoff frequency is several orders of magnitude lower than the noise frequency fn, this simple circuit can achieve excellent noise rejection. Noise rejection [dB] = 20 log (fn / fc) The circuit shown above also allows for measuring the battery voltage VBATT. This is achieved simply by setting the touchpanel ADC input to be either COMP1 (ADCSEL = 100) or COMP2 (ADCSEL = 101) (see also Auxiliary ADC Inputs).
1
PTD, March 2004, Rev 2.2 74
Preliminary Technical Data
WM9713L
The WM9713L has two on-chip comparators that can be used to implement a battery alarm function, or other functions such as a window comparator. Each comparator has one of its inputs tied to any one of three device pins and the other tied to a voltage reference. The voltage reference can be either internally generated (VREF = AVDD/2) or externally connected on AUX4 (pin 12). The comparator output signals are passed to the GPIO logic block (see "GPIO and Interrupt Control" section), where they can be used to send an interrupt to the CPU via the AC-Link or via the IRQ pin, and / or to wake up the WM9713Lfrom sleep mode. COMP1/AUX1 (pin 29) corresponds to GPIO bit 15 and COMP2/AUX2 (pin30) to bit 14. REGISTER ADDRESS 4Eh BIT 15 LABEL CP1 DEFAULT 1 DESCRIPTION COMP1 Polarity (see also "GPIO and Interrupt Control") 0: Alarm when COMP1 voltage is above VREF 1: Alarm when COMP1 voltage is below VREF COMP1 Polarity (see also "GPIO and Interrupt Control") 0: Alarm when COMP2 voltage is above VREF 1: Alarm when COMP2 voltage is below VREF Low Battery Alarm Delay 000: No delay 001: 0.17s (213 = 8192 AC-Link frames) 010: 0.34s (214 = 16384 AC-Link frames) 011: 0.68s (215 = 32768 AC-Link frames) 100: 1.4s (216 = 65536 AC-Link frames) 17 101: 2.7s (2 = 131072 AC-Link frames) 110: 5.5s (218 = 262144 AC-Link frames) 111: 10.9s (219 = 524288 AC-Link frames)
14
CP2
1
5Ah
15:13
COMP2 DEL
000
Table 57 Comparator Control REGISTER ADDRESS 5Ch Additional Analogue Functions BIT 14 LABEL C1REF DEFAULT 0 DESCRIPTION Comparator 1 Reference Voltage 0 1 13:12 C1SRC 00 00 01 10 11 11 C2REF 0 0 1 10:9 C2SRC 00 00 01 10 11 Table 58 Comparator Reference and Source Control VREF = AVDD/2 WIPER/AUX4 (pin 12) AVDD/2 when C1REF='1'. Otherwise comparator 1 is powered down COMP1/AUX1 (pin 29) COMP2/AUX2 (pin 30) AUX3 (SPKVDD) VREF = AVDD/2 WIPER/AUX4 (pin 12) AVDD/2 when C2REF='1'. Otherwise comparator 2 is powered down COMP1/AUX1 (pin 29) COMP2/AUX2 (pin 30) AUX3 (SPKVDD)
Comparator 1 Signal Source
Comparator 2 Reference Voltage
Comparator 2 Signal Source
1
PTD, March 2004, Rev 2.2 75
WM9713L
COMP2 DELAY FUNCTION
Preliminary Technical Data
COMP2 has an optional delay function for use when the input signal is noisy. When COMP2 triggers and the delay is enabled (i.e. COMP2DEL is non-zero), then GPIO bit 14 does not change state immediately, and no interrupt is generated. Instead, the WM9713L starts a delay timer and checks COMP2 again after the delay time has passed. If COMP2 is still active, then the GPIO bit is set and an interrupt may be generated (depending on the state of the GW14 bit). If COMP2 is no longer active, the GPIO bit is not set, i.e. all register bits are as if COMP2 had never triggered.
COMP2 TRIGGERS
C2W?
0
END
1
COMP2 DEL?
non-zero
START TIMER
WAIT time=COMP2DEL 000 SHUT DOWN TIMER
COMP2?
Inactive
END [FALSE ALARM]
Active
SET GI14
END
Figure 26 COMP2 Delay Flow Chart
1
PTD, March 2004, Rev 2.2 76
Preliminary Technical Data
WM9713L
GPIO AND INTERRUPT CONTROL
The WM9713L has eight GPIO pins that operate as defined in the AC'97 Revision 2.2 specification. Each GPIO pin can be set up as an input or as an output, and has corresponding bits in register 54h and in slot 12. The state of a GPIO output is determined by sending data through slot 12 of outgoing frames (SDATAOUT). Data can be returned from a GPIO input by reading the register bit, or examining slot 12 of incoming frames (SDATAIN). GPIO inputs can be made sticky, and can be programmed to generate an interrupt, transmitted either through the AC-Link or through a dedicated, level-mode interrupt pin (GPIO2/IRQ, pin 45). In addition, the GPIO pins 1, 3, 4 and 5 can be used for the PCM interface by setting bit 15 of register 36h (see "PCM Codec" section). Setting this bit disables any GPIO functions selected on these pins. REGISTER ADDRESS 36h PCM Codec Control 56h GPIO Pin Sharing BIT 15 LABEL CTRL DEFAULT 0 DESCRIPTION Enables PCM interface on GPIO pins 1, 3, 4 and 5. 0: Normal GPIO functions 1: PCM interface enabled Toggle GPIO pin function: 0: secondary function enabled 1: GPIO enabled
8:2
GE#
1 (GPIO)
Table 59 GPIO Additional Function Control GPIO pins 2 to 8 are multi-purpose pins that can also be used for other (non-GPIO / -PCM) purposes, e.g. as a SPDIF output or to signal pendown. This is controlled by register 56h. Note that GPIO6/7/8 each have an additional function independent of the GPIO / auxillary functions discussed above. If these pins are to be used as GPIO then the independent function needs to be disabled using its own control registers, e.g. to use pin 11 as a GPIO then the RESETB function needs to be disabled (RSTDIS, register 5Ah, bit 8). Independently of the GPIO pins, the WM9713L also has seven virtual GPIOs. These are signals from inside the WM9713L, which are treated as if they were GPIO input signals. From a software perspective, virtual GPIOs are the same as GPIO pins, but they cannot be set up as outputs, and are not tied to an actual pin. This allows for simple, uniform processing of different types of signals that may generate interrupts (e.g. pen down, battery warnings, jack insertion, high-temperature warning, or GPIO signals).
1
PTD, March 2004, Rev 2.2 77
WM9713L
Preliminary Technical Data
Figure 27 GPIO Logic GPIO BIT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 SLOT 12 BIT 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 TYPE GPIO Pin GPIO Pin GPIO Pin GPIO Pin GPIO Pin GPIO Pin GPIO Pin GPIO Pin Virtual GPIO Virtual GPIO Virtual GPIO virtual GPIO Virtual GPIO Virtual GPIO Virtual GPIO PIN NO. 44 45 46 47 48 3 11 12 [MICDET] [MICSHT] [Thermal Cutout] [ADA] [PEN DOWN] [COMP2] [COMP1] GPIO1 GPIO2 / IRQ enabled only when pin not used as IRQ GPIO3 / PENDOWN enabled only when pin not used as PENDOWN GPIO4 / ADA / MASK enabled only when pin not used as ADA GPIO5 / SPDIF_OUT enabled only when pin not used as SPDIF_OUT GPIO6 / ADA / MASK Enabled only when pin not used as ADA GPIO7 / PENDOWN enabled only when pin not used as PENDOWN GPIO8 / SPDIF_OUT enabled only when pin not used as SPDIF_OUT Internal microphone bias current detect, generates an interrupt above a threshold (see MICBIAS Current Detect) Internal shorted microphone detect, generates an interrupt above a threshold (see MICBIAS Current Detect) Internal thermal cutout signal, indicates when internal temperature reaches approximately 150C (see "Thermal Sensor") Internal ADA (ADC Data Available) Signal enabled only when touchpanel ADC is active Internal PENDOWN Signal enabled only when pen-down detection is active Internal COMP2 output (Low Battery Alarm) enabled only when COMP2 is on Internal COMP1 output (Dead Battery Alarm) enabled only when COMP1 is on DESCRIPTION
Table 60 GPIO Bits and Pins
1
PTD, March 2004, Rev 2.2 78
Preliminary Technical Data
WM9713L
Note: GPIO7 (Pin 11) has an independent RESETB function. This must be disabled using RSTDIS (Register 5Ah, bit 8) before using Pin 11 as a GPIO / PENDOWN. The properties of the GPIOs are controlled through registers 4Ch to 52h, as shown below. REGISTER ADDRESS 4Ch BIT n LABEL GCn DEFAULT 1 DESCRIPTION GPIO Pin Configuration 0: Output 1: Input GC9-15 are always `1' GPIO Pin Polarity / Type Input (GCn=1) 0: Active Low 1: Active High [GIn = pin level XNOR GPn] 50h n GSn 0 GPIO Pin Sticky 1: Sticky 0: Not Sticky GPIO Pin Wake-up 1: Wake Up (generate interrupts from this pin) 0: No wake-up (no interrupts generated) GPIO Pin Status Read: Returns status of each GPIO pin Write: Writing `0' clears sticky bit Output (GCn=0) 0: Active High 1: Active low
4Eh
n
GPn
1
52h
n
GWn
0
54h
n
GIn
N/A
Table 61 GPIO Control The following procedure is recommended for handling interrupts: When the controller receives an interrupt, check register 54h. For each GPIO bit in descending order of priority, check if the bit is `1'. If yes, execute corresponding interrupt routine, then write `0' to corresponding bit in 54h. If no, continue to next lower priority GPIO. After all GPIOs have been checked, check if interrupt still present or no. If yes, repeat procedure. If no, then jump back to process that ran before the interrupt. If the system CPU cannot execute such an interrupt routine, it may be preferable to switch internal signals (such as PENDOWN) directly onto the GPIO pins. However, in this case the interrupt signals cannot be made sticky, and more GPIO pins are tied up both on the WM9713L and on the CPU.
1
PTD, March 2004, Rev 2.2 79
WM9713L
REGISTER ADDRESS 56h GPIO pins function select BIT 2 LABEL GE2 DEFAULT 1
Preliminary Technical Data DESCRIPTION GPIO2 / IRQ output select 0: Pin 45 disconnected from GPIO logic set 4Ch, bit 2 to `0' to output IRQ signal 1: Pin 45 connected to GPIO logic (IRQ disabled) GPIO3 / PENDOWN output select 0: Pin 46 disconnected from GPIO logic set 4Ch, bit 3 to `0' to output PENDOWN signal 1: Pin 46 connected to GPIO logic GPIO4 / ADA / MASK output select 0: Pin 47 disconnected from GPIO logic set 4Ch, bit 4 to `0' to output ADA signal set 4Ch, bit 4 to `1' to input MASK signal 1: Pin 47 connected to GPIO logic GPIO5 / SPDIF output select 0: Pin 48 = SPDIF (disconnected from GPIO logic) set 4Ch, bit 5 to `0' to output SPDIF signal 1: Pin 48 connected to GPIO logic (SPDIF disabled) GPIO6 / ADA / MASK output select 0: Pin 3 disconnected from GPIO logic set 4Ch, bit 6 to `0' to output ADA signal set 4Ch, bit 6 to `1' to input MASK signal 1: Pin 3 connected to GPIO logic GPIO7 / PENDOWN output select 0: Pin 11 disconnected from GPIO logic set 4Ch, bit 7 to `0' to output PENDOWN signal 1: Pin 11 connected to GPIO logic GPIO8 / SPDIF output select 0: Pin 12 = SPDIF (disconnected from GPIO logic) set 4Ch, bit 8 to `0' to output SPDIF signal 1: Pin 12 connected to GPIO logic (SPDIF disabled)
3
GE3
1
4
GE4
1
5
GE5
1
6
GE6
1
7
GE7
1
8
GE8
1
Table 62 Using GPIO Pins for Non-GPIO Functions
1
PTD, March 2004, Rev 2.2 80
Preliminary Technical Data
WM9713L
POWER MANAGEMENT
INTRODUCTION
The WM9713L includes the standard power down control register defined by the AC'97 specification (register 26h). Additionally, it also allows more specific control over the individual blocks of the device through register Powerdown registers 3Ch and 3Eh. Each particular circuit block is active when both the relevant bit in register 26h AND the relevant bit in the Powerdown registers 3Ch and 3Eh are set to `0'. Note that the default power-up condition is all OFF.
AC97 CONTROL REGISTER
REGISTER ADDRESS 26h Powerdown/ Status register BIT 14 13 12 11 10 9 8 3 2 1 0 LABEL PR6 PR5 PR4 PR3 PR2 PR1 PR0 REF ANL DAC ADC DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 0 0 0 0 DESCRIPTION Disables all output PGAS Disables internal clock Disables AC-link interface (external clock off) Disables VREF, input PGAs, DACs, ADCs, mixers and outputs Disables input PGAs and mixers Disables stereo DAC Disables stereo ADCs and record mux PGA Read-only bit, indicates VREF is ready (inverse of PR2) Read-only bit, indicates analogue mixers are ready (inverse of PR3) Read-only bit, indicates stereo DAC is ready (inverse of PR1) Read-only bit, indicates stereo ADC is ready (inverse of PR0)
Table 63 Powerdown and Status Register (Conforms to AC'97 Rev 2.2)
EXTENDED POWERDOWN REGISTERS
REGISTER ADDRESS 3Ch Powerdown (1) BIT 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 LABEL PADCPD VMID1M TSHUT VXDAC AUXDAC MBIAS PLL DACL DACR ADCL ADCR HPLX HPRX SPKX MX DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) DESCRIPTION Disables touchpanel/aux ADC Disables 1Meg Vmid resistor string Disables thermal shutdown Disables VXDAC Disables AUXDAC Disables master bias reference generator Disables PLL Disables left DAC (see Note 1) Disables right DAC (see Note 1) Disables left ADC Disables right ADC Disables left headphone mixer Disables right headphone mixer Disables speaker mixer Disables mono mixer
Note: When analogue inputs or outputs are disabled, they are internally connected to VREF through a large resistor (VREF=AVDD/2 except when VREF and VMID1M are both OFF). This maintains the potential at that node and helps to eliminate pops when the pins are re-enabled. Table 64 Extended Power Down Register (1) (Additional to AC'97 Rev 2.2) Note: 1. When disabling a PGA, always ensure that it is muted first. PTD, March 2004, Rev 2.2 81
1
WM9713L
REGISTER ADDRESS 3Eh Powerdown (2) BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LABEL MCD MICBIA S MONO OUT4 OUT3 HPL HPR SPKL SPKR LL LR MOIN MA MB MPA MPB DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF)
Preliminary Technical Data DESCRIPTION Disables microphone current detect Disables microphone bias Disables MONO output PGA (see Note 1) Disables OUT4 output PGA Disables OUT3 output PGA Disables HPL output PGA Disables HPR output PGA Disables SPKL output PGA Disables SPKR output PGA Disables LINEL PGA Disables LINER PGA Disables MONOIN PGA Disables mic PGA MA Disables mic PGA MB Disables mic pre-amp MPA Disables mic pre-amp MPB (" (" (" (" (" (" (" (" (" (" (" ") ") ") ") ") ") ") ") ") ") ")
Note: When analogue inputs or outputs are disabled, they are internally connected to VREF through a large resistor (VREF=AVDD/2 except when VREF and VMID1M are both OFF). This maintains the potential at that node and helps to eliminate pops when the pins are re-enabled. Table 65 Extended Power Down Register (2) (Additional to AC'97 Rev 2.2) Note: 1. When disabling a PGA, always ensure that it is muted first.
ADDITIONAL POWER MANAGEMENT
Mixer output inverters: see "Mixer output Inverters" section. Inverters are OFF by default. Touchpanel Interface: see "Controlling the Touchpanel Digitiser / Power Management". The touchpanel digitiser is OFF by default.
SLEEP MODE
Whenever the PR4 bit (reg. 26h) is set, the AC-Link interface is disabled, and the WM9713L is in sleep mode. There is in fact a very large number of different sleep modes, depending on the other control bits. For example, the low-power standby mode described below is a sleep mode. It is desirable to use sleep modes whenever possible, as this will save power. The following functions do not require a clock and can therefore operate in sleep mode: * * * * Analogue-to-analogue audio (DACs and ADCs unused), e.g. phone call mode Pen-down detection GPIO and interrupts Battery alarm / analogue comparators
The WM9713L can awake from sleep mode as a result of * * * A warm reset on the AC-Link (according to the AC'97 specification) A signal on a GPIO pin (if the pin is configured as an input, with wake-up enabled - see "GPIO and Interrupt Control" section) A virtual GPIO event such as pen-down, battery alarm, etc. (see "GPIO and Interrupt Control" section)
1
PTD, March 2004, Rev 2.2 82
Preliminary Technical Data
WM9713L
LOW POWER STANDBY MODE
If all the bits in registers 26h, 3Ch and 3Eh are set except VMID1M (register 3Ch, bit 14), then the WM9713L is in low-power standby mode and consumes very little current. A 1M resistor string remains connected across AVDD to generate VREF. This is necessary if the on-chip analogue comparators are used (see "Battery Alarm and Battery Measurement" section), and helps shorten the delay between wake-up and playback readiness. If VREF is not required, the 1M resistor string can be disabled by setting the VMID1M bit, reducing current consumption further.
SAVING POWER AT LOW SUPPLY VOLTAGES
The analogue supplies to the WM9713L can run from 1.8V to 3.6V. By default, all analogue circuitry on the IC is optimized to run at 3.3V. This set-up is also good for all other supply voltages down to 1.8V. However, at lower voltages, it is possible to save power by reducing the internal bias currents used in the analogue circuitry. This is controlled as shown below. REGISTER ADDRESS 5Ch BIT 6:5 LABEL VBIAS DEFAULT 00 DESCRIPTION Analogue Bias optimization 11 : Lowest bias current, optimized for 1.8V 10 : Low bias current, optimized for 2.5V 01, 00 : Default bias current, optimized for 3.3V
Table 66 Analogue Bias Selection
POWER ON RESET (POR)
The WM9713L has an internal power on reset (PORB) which ensures that a reset is applied to all registers until a supply threshold has been exceeded. The POR circuitry monitors the voltage for both AVDD and DCVDD and will release the internal reset signal once these supplies are both nominally greater than 1.36V. The internal reset signal is an AND of the PORB and RESETB input signal. It is recommended that for operation of the WM9713L, all device power rails should be stable before configuring the device for operation.
AC97 INTERFACE TIMING
Test Characteristics: DBVDD = 3.3V, DCVDD = 3.3V, DGND1 = DGND2 = 0V, TA = -25C to +85C, unless otherwise stated.
CLOCK SPECIFICATIONS
tCLK_HIGH BITCLK tCLK_LOW
tCLK_PERIOD tSYNC_HIGH tSYNC_LOW
SYNC tSYNC_PERIOD
Figure 28 Clock Specifications (50pF External Load)
1
PTD, March 2004, Rev 2.2 83
WM9713L
PARAMETER BITCLK frequency BITCLK period BITCLK output jitter BITCLK high pulse width (Note 1) BITCLK low pulse width (Note 1) SYNC frequency SYNC period SYNC high pulse width SYNC low pulse width Note: 1. Worst case duty cycle restricted to 45/55 tSYNC_PERIOD tSYNC_HIGH tSYNC_LOW tCLK_HIGH tCLK_LOW 36 36 tCLK_PERIOD SYMBOL MIN
Preliminary Technical Data TYP 12.288 81.4 750 40.7 40.7 48 20.8 1.3 19.5 45 45 MAX UNIT MHz ns ps ns ns kHz s s s
1
PTD, March 2004, Rev 2.2 84
Preliminary Technical Data
WM9713L
DATA SETUP AND HOLD
Figure 29 Data Setup and Hold (50pF External Load) Note: Setup and hold times for SDATAIN are with respect to the AC'97 controller, not the WM9713L. PARAMETER Setup to falling edge of BITCLK Hold from falling edge of BITCLK Output valid delay from rising edge of BITCLK SYMBOL tSETUP tHOLD tCO MIN 10 10 15 TYP MAX UNIT ns Ns ns
SIGNAL RISE AND FALL TIMES
triseCLK BITCLK triseSYNC SYNC triseDIN SDATAIN triseDOUT SDATAOUT tfallDOUT tfallDIN tfallSYNC tfallCLK
Figure 30 Signal Rise and Fall Times (50pF External Load) PARAMETER BITCLK rise time BITCLK fall time SYNC rise time SYNC fall time SDATAIN rise time SDATAIN fall time SDATAOUT rise time SDATAOUT fall time SYMBOL triseCLK tfallCLK triseSYNC tfallSYNC triseDIN tfallDIN triseDOUT tfallDOUT MIN 2 2 2 2 2 2 2 2 TYP MAX 6 6 6 6 6 6 6 6 UNIT ns ns ns ns ns ns ns ns
1
PTD, March 2004, Rev 2.2 85
WM9713L
AC-LINK POWERDOWN
Preliminary Technical Data
SLOT 1 SYNC
SLOT 2
BITCLK
SDATAOUT
WRITE TO 0X20
DATA PR4
DON'T CARE
tS2_PDOWN SDATAIN
Figure 31 AC-Link Powerdown Timing AC-Link powerdown occurs when PR4 (register 26h, bit 12) is set (see "Power Management" section). PARAMETER End of Slot 2 to BITCLK and SDATAIN low SYMBOL tS2_PDOWN MIN TYP MAX 1.0 UNIT s
COLD RESET (ASYNCHRONOUS, RESETS REGISTER SETTINGS)
tRST_LOW RESETB
tRST2CLK
BITCLK
Figure 32 Cold Reset Timing Note: For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active low period otherwise the device may enter test mode. See AC'97 specification or Wolfson applications note WAN104 for more details. PARAMETER RESETB active low pulse width RESETB inactive to BITCLK startup delay SYMBOL tRST_LOW tRST2CLK MIN 1.0 162.8 TYP MAX UNIT s ns
1
PTD, March 2004, Rev 2.2 86
Preliminary Technical Data
WM9713L
WARM RESET (ASYNCHRONOUS, PRESERVES REGISTER SETTINGS)
Figure 33 Warm Reset Timing
PARAMETER SYNC active high pulse width SYNC inactive to BITCLK startup delay
SYMBOL tSYNC_HIGH tRST2CLK
MIN 162.4
TYP 1.3
MAX
UNIT s ns
1
PTD, March 2004, Rev 2.2 87
WM9713L REGISTER MAP
R eg
00h 02h 04h 06h 08h 0Ah 0 Ch 0 Eh 10 h 12 h 14 h 16 h 18 h 1A h 1Ch 1Eh 20h 22h 24h 26h 28h 2Ah 2 Ch 2 Eh 32h 36h 3Ah 3 Ch 3 Eh 40h 42h 44h 46h 4 Ch 4 Eh 50 h 52 h 54 h 56 h 58 h 5A h 5Ch 60h 62h 64h 68h 6Ah 6 Ch 6 Eh 74 h 76 h 78 h 7A h 7Ch 7Eh Reset Sp eaker V o lume Head p ho ne V o lume OUT3 / 4 V o lume M ONO V o l & M ONOIN PGA V o l / Ro uting LINEIN PGA V o lume / Ro ut ing DA C PGA V o lume / Ro uting M IC PGA V o lume M IC Ro ut ing Reco rd PGA V o lume Reco rd Ro ut ing / M ux Select PCB EEP V o lume / Ro uting V xDA C V o lume / Ro ut ing A UX DA C V o lume / Ro uting Outp ut PGA M ux Select DA C 3 D Co nt ro l & INV M ux Select DA C To ne Co nt ro l M IC Inp ut Select & B ias / Detect Ctrl Outp ut V o lume M ap p ing (Jack Insert ) Po werd o wn Ct rl/St at Ext end ed A ud io ID Ext 'd A ud io Stat / Ctrl A ud io DA Cs Samp le Rat e A UX DA C Samp le Rat e A ud io A DCs Samp le Rat e PCM co d ec co ntro l SPDIF co nt ro l Po werd o wn (1) Po werd o wn (2 ) General Purp o se Fast Po wer-Up Co nt ro l M CLK / PLL Co nt ro l M CLK / PLL Co nt ro l GPIO Pin Co nfig urat io n GPIO Pin Po larit y / Typ e GPIO Pin Sticky GPIO Pin Wake-Up GPIO Pin Stat us GPIO Pin Sharing GPIO Pull UP/ DOW N Ct rl A d d it io nal Funct io ns (1) A d d it io nal Funct io ns (2 ) A LC Co nt ro l A LC / No ise Gat e Co nt ro l A UX DA C inp ut co nt ro l Test Reg ister (1) Test Reg ister (2 ) Test Reg ister (3 ) Test Reg ister (4 ) Dig itiser Reg 1 Dig itiser Reg 2 Dig itiser Reg 3 Dig itiser Read B ack V end o r ID1 V end o r ID2 1 C1P C1S C1W C1I 1 PU8 1 C2 P C2 S C2 W C2 I 1 PU7 COM P2 DEL
A MUTE C1 REF
Preliminary Technical Data
N ame
15
0 M UL M UL M U4 M 2H L2 H D2 H 0 0 RM U R2 H B 2H V 2H A 2H
14
SE4 ZCL ZCL ZC4 M 2S L2 S D2 S 0 0 GRL
13
SE3
12
SE2
11
SE1
10
SE0
9
ID9
8
ID8
7
ID7 M UR M UR M U3 MU 0 0 0
6
ID6 ZCR ZCR ZC3 ZC 0 0 0
5
ID5
4
ID4
3
ID3
2
ID2
1
ID1
0
ID0
D e f a u lt
6 174 h 8080h 8080h 8080h C8 8 0 h E8 0 8 h E8 0 8 h 0808h 0 0 DA h 8000h D6 0 0 h
SPKLV OL HPLV OL OUT4 V OL 0 L2 M D2 M 0 0 0 0 M ONOINV OL LINELV OL DA CLV OL M ICA V OL 0 0 0
SPKRV OL HPRV OL OUT3 V OL M ONOV OL 0 0 0 LINERV OL DA CRV OL M ICB V OL M IC2 HV OL RECV OLR RECSR 0 0 0 OUT3 3 DDEPTH TRB L M CDTHR JIEN 0 0 SPSA DCDRV SEL REF V RM 0 A NL SPDIF SEN M CDSCTHR EA RSPKSEL DA C DRA 0 A DC V RA V RA 0 0 0 0 0 0 OUT4 0 0 0
M A2M ZC
(Ext end ed ) R2 HV OL B 2 HV OL V 2 HV OL A 2 HV OL SPKL INV B 0 BC B2S V2S A2S
RECV OLL R2 M B 2 SV OL V 2 SV OL A 2 SV OL SPKR 0 B A SS M PA B ST 0 PR3 REV 1 0 0 PR2 REV 0 SPCV M PB B ST 0 PR1 AM AP 0 0 PR0 LDA C 0 0 R2 M B ST
M B 2 M M IC2 M M IC2 H B ST GRR (Extend ed ) REC B ST B 2 M V OL V 2 M V OL A 2 M V OL RECSL
0 B2M V2M A2M HPL 0 0
AAA0h AAA0h AAA0h 0000h 0000h 0 F0 Fh 0040h 0000h 7F0 0 h 0 4 0 5h 0 4 10 h BB80h BB80h BB80h
M ONO INV A BB 0
HPR 0 DA T 3 DLC 0 3 DUC TC
M ICCM PSEL 0 0 ID1 0 0 PR6 ID0 0
M PA SEL 0 PR5 0 0 0 PR4 0 0
M B OP M B OP1 M B V O 2 EN EN L 0 0 0 0 SDA C 0 0 CDA C 0 0 0
DA CSR (A ud io DA Cs Samp le Rate) A UX DA CSR (A uxiliary DA C Samp le Rat e) A DCSR (A ud io A DCs Samp le Rate) CTRL V PA DCP D M CD 0 0 0 M ODE DRS V M ID 1M M IC B IA S 0 0 SWA P SPSR TSHUT M ONO 3 DE 0 SEX T[6 :4 ] N[ 3 :0 ] 1 PP PS PW PI 1 PU6 1 AP AS AW AI 1 PU5 0 C1SRC LF 1 TP TS TW TI 1 PU4 0
C2 REF
DIV L A UX D AC OUT3 0 0 M B IA S HPL 0 0 PLL HPR 0 0
V DA C CP FSP OSR CC (Cat eg o ry Co d e) 1 SPKL 0 0 DA CL SPKR LB 0 DA CR LL 0 M ONO 0
SEL PRE A DCL LR 0 SPKL A DCR M OIN 0 SPKR PENDIV PGA DDR HPLX MA 0 HPL
WL COPY HPRX MB 0 HPR CLKB X 2
FM T A UD IB SPKX M PA 0 OUT3 PRO MX M PB 0 OUT4
4 52 3 h 2000h FEFFh FFFFh 0000h 0000h 0080h 0000h FFFEh FFFFh 0000h 0000h GPIO p ins FFFEh 4000h 0000h 0000h B032h 3 E0 0 h 0000h 0060h 0000h 0000h 0000h 0000h 0006h 0 0 0 1h 0000h 574 Dh 4 C13 h
V X DA C OUT4 0 0
SEX T[ 3 :0 ] SDM 1 SP SS SW SI 1 PU3 0 C2 SRC
CLKSR C DIV SEL DIV CTL 0 1 MP MS MW MI 1 PU2 0 GC8 GP8 GS8 GW 8 GI8 GE8 PU1 RSTDIS 0 GC7 GP7 GS7 GW 7 GI7 GE7 PD8 JSEL A M EN
CLKA X CLKM U 2 X PGDA TA GC1 GP1 GS1 GW1 GI1 1 PD2 0 1 0 0 0 0 PD1
GC6 GP6 GS6 GW 6 GI6 GE6 PD7
GC5 GP5 GS5 GW 5 GI5 GE5 PD6
GC4 GP4 GS4 GW 4 GI4 GE4 PD5
GC3 GP3 GS3 GW 3 GI3 GE3 PD4
GC2 GP2 GS2 GW 2 GI2 GE2 PD3
HPM ODE V B IA S A DCO
Die Revisio n HPF 0
W A KEE IRQ N INV A SS
A LCL (targ et level) A LCSEL X SLE M A X GA IN A UX DA CSLT
HLD (ho ld t ime) ZCTIM EOUT A LCZC NGA T
DCY (d ecay t ime) 0 NGG
A TK (at t ack t ime) NGTH (t hresho ld )
A UX DA C V A L DWA M ODE INTLPB 3 DCLK CK IB STPA DC 0 0 POLL CR W A IT PIL M SK A DCD (TOUCHPA NEL A DC Y DA TA ) A SCII charact er " M " " 13 " (ind icat es p art numb er W M 9 713 ) CTC DEL THERM SHUT 3 DB P B M ON CNT IA DC CLKDE TENB V M IDB P 0 X CLKE DITHEN M UTEJ DCCA P DPI NB B ENB A LCTS RM PD RA M IN RA M TST T NENB IT HIOP HIM IX HIPGA HIDA C HIA DCI P V GPIO V GPIO WP_ B W P_ M V DA CTSTEN _ RST _ SET CLK CLK COO A DCSEL SLEN RPU SLT
EV A L CA SLP CM PTS A DCTS DM ODE ENB T T B ISTEN 3 DTST DA CTS PENA DCTST EN TEN 0 0 0 IB STG IB STM P BL TSTLF TSTDIG TSTLK TSTRS 0 0 T 0 0 0 0 0 0 0 PRP
PNDN
0
0
0 RPR A DCSRC
0 4 5W
0 PDEN
0 PDPOL
A SCII character " W " A SCII charact er " L"
Table 67 WM9713L Register Map
1
PTD, March 2004, Rev 2.2 88
Preliminary Technical Data
WM9713L
DEFAULT 11000 0101 1 1 0 1 0 0 DESCRIPTION Indicates a codec from Wolfson Microelectronics Indicates 18 bits resolution for ADCs and DACs Indicates that the WM9713L supports bass boost Indicates that the WM9713L has a headphone output Indicates that the WM9713L does not support simulated stereo Indicates that the WM9713L supports bass and treble control Indicates that the WM9713L does not support modem functions Indicates that the WM9713L does not have a dedicated microphone ADC REFER TO Intel's AC'97 Component Specification, Revision 2.2, page 50
REGISTER BITS BY ADDRESS
REGISTER ADDRESS 00h BIT 14:10 9:6 5 4 3 2 1 0 LABEL SE [4:0] ID9:6 ID5 ID4 ID3 ID2 ID1 ID0
Register 00h is a read-only register. Writing any value to this register resets all registers to their default, but does not change the contents of reg. 00h. Reading the register reveals information about the codec to the driver, as required by the AC'97 Specification, Revision 2.2
REGISTER ADDRESS 02h 15 14
BIT
LABEL MUL ZCL SPKLVOL MUR ZCR SPKRVOL
DEFAULT 1 (mute) 0 (OFF) 000000 (0dB) 1 (mute) 0 (OFF) 000000 (0dB) Mutes SPKL
DESCRIPTION
REFER TO Analogue Audio Outputs
Enables zero-cross detector on SPKL SPKL volume Mutes SPKR Enables zero-cross detector on SPKR SPKR volume
13:8 7 7 5:0
Register 02h controls the output pins SPKL and SPKR.
REGISTER ADDRESS 04h 15 14
BIT
LABEL MUL ZCL HPL VOL MUR ZCR HPR VOL
DEFAULT 1 (mute) 0 (OFF) 000000 (0dB) 1 (mute) 0 (OFF) 000000 (0dB) Mutes HPL
DESCRIPTION
REFER TO Analogue Audio Outputs
Enables zero-cross detector on HPL HPL volume Mutes HPR Enables zero-cross detector on HPR HPR volume
13:8 7 6 5:0
Register 04h controls the headphone output pins, HPL and HPR.
REGISTER ADDRESS 06h 15 14
BIT
LABEL MU4 ZC4 OUT4VOL MU3 ZC3 OUT3VOL
DEFAULT 1 (mute) 0 (OFF) 000000 (0dB) 1 (mute) 0 (OFF) 000000 (0dB) Mutes OUT4
DESCRIPTION
REFER TO Analogue Audio Outputs
Enables zero-cross detector OUT4 volume Mutes OUT3 Enables zero-cross detector OUT3 volume
13:8 7 6 5:0
Register 06h controls the analogue output pins OUT3 and OUT4.
1
PTD, March 2004, Rev 2.2 89
WM9713L
REGISTER ADDRESS 08h 15 14 12:8 7 6 5:0 BIT LABEL M2H M2S MONOINVOL MU ZC MONOVOL DEFAULT 1 (mute) 1 (mute) 01000 (0dB) 1 (mute) 0 (OFF) 000000 (0dB) DESCRIPTION
Preliminary Technical Data REFER TO Analogue Inputs; Analogue Audio Outputs
Mutes MONOIN to headphone mixer paths Mutes MONOIN to speaker mixer path Controls MONOIN input gain to all mixers (but not to ADC) Mutes MONO. Enables zero-cross detector MONO volume
Register 08h controls the analogue output pin MONO and the analogue input pin MONOIN.
REGISTER ADDRESS 0Ah 15 14 13
BIT
LABEL L2H L2S L2M LINELVOL LINERVOL
DEFAULT 1 (mute) 1 (mute) 1 (mute) 01000 (0dB) 01000 (0dB)
DESCRIPTION Mutes LINE to headphone mixer paths Mutes LINE to speaker mixer path Mutes LINE to mono mixer path Controls LINEL input gain to all mixers (but not to ADC) Controls LINER input gain to all mixers (but not to ADC)
REFER TO Analogue Inputs, Line Input
12:8 4:0
Register 0Ah controls the analogue input pins LINEL and LINER.
REGISTER ADDRESS 0Ch 15 14 13
BIT
LABEL D2H D2S D2M DACLVOL DACRVOL
DEFAULT 1 (mute) 1 (mute) 1 (mute) 01000 (0dB) 01000 (0dB)
DESCRIPTION Mutes DAC to headphone mixer path Mutes DAC to speaker mixer path Mutes DAC to mono mixer path Controls left DAC input gain to all mixers Controls right DAC input gain to all mixers
REFER TO Audio DACs
12:8 4:0
Register 0Ch controls the audio DACs (but not AUXDAC).
REGISTER ADDRESS 0Eh
BIT 12:8 4:0
LABEL MICAVOL MICBVOL
DEFAULT 01000 (0dB) 01000 (0dB)
DESCRIPTION Controls MICA PGA volume Controls MICB PGA volume
REFER TO Analogue Inputs, Microphone Input
Register 0Eh controls the microphone PGA volume (MICA and MICB).
REGISTER ADDRESS 10h 7 6 5
BIT
LABEL MA2M MB2M MIC2MBST MIC2H
DEFAULT 1 (mute) 1 (mute) 0 (OFF) 11 (mute)
DESCRIPTION Mutes MICA to mono mixer path Mutes MICB to mono mixer path Enables 20dB gain boost at mono mixer for MICA and MICB Controls microphone to headphone mixer paths. 00=stereo, 01=MICA only, 10=MICB only, 11=mute MICA and MICB Controls gain of microphone to headphone mixer path
REFER TO Analogue Inputs, Microphone Input
4:3
2:0
MIC2HVOL
010 (0dB)
Register 10h controls the microphone routing (MICA and MICB).
1
PTD, March 2004, Rev 2.2 90
Preliminary Technical Data REGISTER ADDRESS 12h 15 14 BIT LABEL RMU GRL DEFAULT 1 (mute) 0 (standard) DESCRIPTION Mutes audio ADC input Selects gain range for PGA of left ADC. 0=0...+22.5dB in 1.5dB steps, 1=-17.25...+30dB in 0.75dB steps Controls left ADC recording volume Enables zero-cross detector Selects gain range for PGA of left ADC. 0=0...+22.5dB in 1.5dB steps, 1=-17.25...+30dB in 0.75dB steps Controls right ADC recording volume
WM9713L
REFER TO Audio ADC, Record Gain
13:8 7 6
RECVOLL ZC GRR
000000 (0dB) 0 (OFF) 0 (standard)
5:0
RECVOLR
000000 (0dB)
Register 12h controls the record volume.
REGISTER ADDRESS 14h
BIT 15:14
LABEL R2H
DEFAULT 11 (mute)
DESCRIPTION Controls record mux to headphone mixer paths. 00=stereo, 01=left ADC only, 10=right ADC only, 11=mute left and right Controls gain of record mux l/r to headphone mixer paths Controls record mux to mono mixer path. 00=stereo, 01=left rec mux only, 10=right rec mux only, 11=mute left and right Enables 20dB gain boost for record mux to mono mixer path Enables 20dB gain boost for ADC record path Selects left record mux signal source: 000=MICA, 001=MICB, 010=LINEL, 011=MONOIN, 100=HPMIXL, 101=SPKMIC, 110=MONOMIX, 111=Zh Selects right record mux signal source: 000=MICA, 001=MICB, 010=LINER, 011=MONOIN, 100=HPMIXR, 101=SPKMIC, 110=MONOMIX, 111=Zh
REFER TO Audio ADC, Record Selector
13:11 10:9
R2HVOL R2M
010 (0dB) 11 (mute)
8 6 5:3
R2MBST RECBST RECSL
0 (OFF) 0 (OFF) 000 (mic)
2:0
RECSR
000 (mic)
Register 14h controls the.record selector and the ADC to mono mixer path.
REGISTER ADDRESS 16h 15
BIT
LABEL B2H B2HVOL B2S B2SVOL B2M B2MVOL
DEFAULT 1 (mute) 010 (0dB) 1 (mute) 010 (0dB) 1 (mute) 010 (0dB)
DESCRIPTION Mutes PCBEEP to headphone mixer paths Controls gain of PCBEEP to headphone mixer paths Mutes PCBEEP to speaker mixer path Controls gain of PCBEEP to speaker mixer path Mutes PCBEEP to mono mixer path Controls gain of PCBEEP to mono mixer path
REFER TO Analogue Inputs, PCBEEP Input
14:12 11 10:8 7 6:4
Register 16h controls the analogue input pin PCBEEP.
1
PTD, March 2004, Rev 2.2 91
WM9713L
REGISTER ADDRESS 18h 15 14:12 11 10:8 7 6:4 BIT LABEL V2H V2HVOL V2S V2SVOL V2M V2MVOL DEFAULT 1 (mute) 010 (0dB) 1 (mute) 010 (0dB) 1 (mute) 010 (0dB) DESCRIPTION
Preliminary Technical Data REFER TO Audio Mixers, Side Tone Control
Mutes VXDAC to headphone mixer paths Controls gain of VXDAC to headphone mixer paths Mutes VXDAC to speaker mixer path Controls gain of VXDAC to speaker mixer path Mutes VXDAC to mono mixer path Controls gain of VXDAC to mono mixer path
Register 18h controls the output signal of the Voice DAC.
REGISTER ADDRESS 1Ah 15
BIT
LABEL A2H A2HVOL A2S A2SVOL A2M A2MVOL
DEFAULT 1 (mute) 010 (0dB) 1 (mute) 010 (0dB) 1 (mute) 010 (0dB)
DESCRIPTION Mutes AUXDAC to headphone mixer paths Controls gain of AUXDAC to headphone mixer paths Mutes AUXDAC to speaker mixer path Controls gain of AUXDAC to speaker mixer path Mutes AUXDAC to mono mixer path Controls gain of AUXDAC to mono mixer path
REFER TO Auxiliary DAC
14:12 11 10:8 7 6:4
Register 1Ah controls the output signal of the auxiliary DAC.
REGISTER ADDRESS 1Ch
BIT 15:14 13:11
LABEL MONO SPKL
DEFAULT 00 (ZH) 000 (ZH)
DESCRIPTION MONO PGA input select: 00=Vmid; 01=no i/p (ZH if buffer disabled); 10=MONOMIX; 11=INV1 SPKL PGA input select: 000=Vmid; 001=no i/p (ZH if buffer disabled); 010=HPMIXL; 011=SPKMIX; 100=INV1; 101-111=unused SPKR PGA input select: 000=Vmid; 001=no i/p (ZH if buffer disabled); 010=HPMIXR; 011=SPKMIX; 100=INV2; 101-111=unused HPL PGA input select: 00=Vmid; 01=no i/p (ZH if buffer disabled); 10=HPMIXL; 11=unused HPR PGA input select: 00=Vmid; 01=no i/p (ZH if buffer disabled); 10=HPMIXR; 11=unused OUT3 PGA input select: 00=Vmid; 01=no i/p (ZH if buffer disabled); 10=INV1; 11=unused OUT4 PGA input select: 00=Vmid; 01=no i/p (ZH if buffer disabled); 10=INV2; 11=unused
REFER TO Analogue Audio Outputs
10:8
SPKR
000 (ZH)
7:6 5:4 3:2 1:0
HPL HPR OUT3 OUT4
00 (ZH) 00 (ZH) 00 (ZH) 00 (ZH)
Register 1Ch controls the inputs to the output PGAs.
REGISTER ADDRESS 1Eh
BIT 15:13
LABEL INV1
DEFAULT 000 (ZH)
DESCRIPTION INV1 input select: 000=ZH (OFF - no source selected); 001=MONOMIX; 010=SPKMIX; 011=HPMIXL; 100=HPMIXR; 101=HPMIXMONO; 110=unused; 111=Vmid INV2 input select: 000=ZH (OFF - no source selected); 001=MONOMIX; 010=SPKMIX; 011=HPMIXL; 100=HPMIXR; 101=HPMIXMONO; 110=unused; 111=Vmid Selects lower cut-off frequency Selects upper cut-off frequency Controls depth of 3D effect
REFER TO Audio DACs, 3D Stereo Enhancement; Analogue Audio Outputs
12:10
INV2
000 (ZH)
5 4 3:0
3DLC 3DUC 3DDEPTH
0 (low) 0 (high) 0000 (0%)
Register 1Eh controls 3D stereo enhancement for the audio DACs and input muxes to the output inverters INV1 and INV2.
1
PTD, March 2004, Rev 2.2 92
Preliminary Technical Data REGISTER ADDRESS 20h 15 12 11:8 6 4 3:0 BIT LABEL BB BC BASS DAT TC TRBL DEFAULT 0 (linear) 0 (low) 1111 (OFF) 0 (OFF) 0 (high) 1111 (OFF) DESCRIPTION Selects linear bass control or adaptive bass boost Selects bass cut-off frequency Controls bass intensity Enables 6dB pre-DAC attenuation Selects treble cut-off frequency Controls treble intensity
WM9713L
REFER TO Audio DACs, Tone Control / Bass Boost
Register 20h controls the bass and treble response of the left and right audio DAC (but not AUXDAC).
REGISTER ADDRESS 22h
BIT 15:14 13:12 11:10 9:8 7 6 5 4:2 1:0
LABEL MICCMPSEL MPASEL MPABST MPBBST MBOP2EN MBOP1EN MBVOL MCDTHR MCDSCTHR
DEFAULT 00 (mics) 00 (MIC1) 00 (12dB) 00 (12dB) 0 (Off) 1 (On) 0 (0.9xAVDD) 000 (100uA) 00 (600uA)
DESCRIPTION Selects input function for MIC2A/COMP1 and MIC2B/COMP2 Selects input to MICA preamp (from MIC1, MIC2A, MIC2B) Controls MICA preamp gain boost Controls MICB preamp gain boost Enables microphone bias output path to pin 12 Enables microphone bias output path to MICBIAS Selects microphone bias voltage Controls microphone current detect threshold Controls microphone short-circuit detect threshold
REFER TO Analogue Inputs, Microphone Input
Register 22h controls the microphone input configuration and microphone bias and detect configuration.
REGISTER ADDRESS 24h 4
BIT
LABEL JIEN DCDRVSEL EARSPKSEL
DEFAULT 0 (OFF) 00 (AC) 00
DESCRIPTION Jack insert detect enable Output PGA source for headphone DC reference (default is AC coupled - no source selected) Ear speaker source select (default is no source selected)
REFER TO Analogue Audio Outputs
3:2 1:0
Register 24h controls the output volume mapping on headphone jack insertion.
REGISTER ADDRESS 26h 14 13 12 11 10 9 8 3 2 1 0
BIT
LABEL PR6 PR5 PR4 PR3 PR2 PR1 PR0 REF ANL DAC ADC
DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 0 0 0 0
DESCRIPTION Disables all output PGAS Disables internal clock Disables AC-link interface (external clock off) Disables VREF, input PGAs, DACs, ADCs, mixers and outputs Disables input PGAs and mixers Disables stereo DAC Disables stereo ADCs and record mux PGA Read-only bit, indicates VREF is ready (inverse of PR2) Read-only bit, indicates analogue mixers are ready (inverse of PR3) Read-only bit, indicates stereo DAC is ready (inverse of PR1) Read-only bit, indicates stereo ADC is ready (inverse of PR0)
REFER TO Power Management
Register 26h is for power management according to the AC'97 specification. Note that the actual state of many circuit blocks depends on both register 24h AND registers 3Ch and 3Eh.
1
PTD, March 2004, Rev 2.2 93
WM9713L
REGISTER ADDRESS 28h BIT 15:14 11:10 9 8 7 6 3 2 1 0 ID REV AMAP LDAC SDAC CDAC VRM SPDIF DRA VRA LABEL DEFAULT 00 01 0 0 0 0 0 1 0 1 DESCRIPTION
Preliminary Technical Data REFER TO Intel's AC'97 Component Specification, Revision 2.2, page 59
Indicates that the WM9713L is configured as the primary codec in the system. Indicates that the WM9713L conforms to AC'97 Rev2.2 Indicates that the WM9713L does not support slot mapping Indicates that the WM9713L does not have an LFE DAC Indicates that the WM9713L does not have Surround DACs Indicates that the WM9713L does not have a Centre DAC Indicates that the WM9713L does not have a dedicated, variable rate microphone ADC Indicates that the WM9713L supports SPDIF output Indicates that the WM9713L does not support double rate audio Indicates that the WM9713L supports variable rate audio
Register 28h is a read-only register that indicates to the driver which advanced AC'97 features the WM9713L supports.
REGISTER ADDRESS 2Ah 10
BIT
LABEL SPCV SPSA SEN VRA
DEFAULT 1 (valid) 01 (slots 6, 9) 0 (OFF) 0 (OFF)
DESCRIPTION SPDIF validity bit (read-only) Controls SPDIF slot assignment. 00=slots 3 and 4, 01=6/9, 10=7/8, 11=10/11 Enables SPDIF output enable Enables variable rate audio
REFER TO Digital Audio (SPDIF) Output
5:4 2 0
Register 2Ah controls the SPDIF output and variable rate audio.
REGISTER ADDRESS 2Ch 2Eh 32h all all all
BIT
LABEL DACSR AUXDACSR ADCSR
DEFAULT BB80h BB80h BB80h
DESCRIPTION Controls stereo DAC sample rate Controls auxiliary DAC sample rate Controls audio ADC sample rate
REFER TO Variable Rate Audio / Sample Rate Conversion
Note: The VRA bit in register 2Ah must be set first to obtain sample rates other than 48kHz Registers 2Ch, 2Eh 32h and control the sample rates for the stereo DAC, auxiliary DAC and audio ADC, respectively.
1
PTD, March 2004, Rev 2.2 94
Preliminary Technical Data REGISTER ADDRESS 36h 15 14:13 12 11:9 7 6 5:4 3:2 1:0 BIT LABEL CTRL MODE SWAP DIV CP FSP SEL WL FMT DEFAULT 0 (GPIO reg) 10 (master mode) 0 (no swap) 010 (1/4) 0 (normal) 0 00 (LandR data) 10 (24 bits) 10 (I2S) DESCRIPTION Specifies how the PCM interface pins are controlled. PCM interface mode when PCMCTRL=1 PCM data swap Voice DAC clock to PCMCLK divider reserved PCMCLK polarity right, left and I2S modes - PCMFS polarity DSP Mode - mode A/B select PCM ADC channel select PCM Data Word Length PCM Data Format Select
WM9713L
REFER TO PCM Codec
Register 36h controls the PCM codec.
REGISTER ADDRESS 3Ah 15 14
BIT V
LABEL 0 0
DEFAULT
DESCRIPTION Validity bit; `0' indicates frame valid, `1' indicates frame not valid Indicates that the WM9713L does not support double rate SPDIF output (read-only) Indicates that the WM9713L only supports 48kHz sampling on the SPDIF output (read-only) Generation level; programmed as required by user Category code; programmed as required by user Pre-emphasis; `0' indicates no pre-emphasis, `1' indicates 50/15us pre-emphasis Copyright; `0' indicates copyright is not asserted, `1' indicates copyright Non-audio; `0' indicates data is PCM, `1' indicates non-PCM format (e.g. DD or DTS) Professional; `0' indicates consumer, `1' indicates professional
REFER TO Digital Audio (SPDIF) Output
DRS SPSR L CC PRE COPY AUDIB PRO
13:12 11 10:4 3 2 1 0
10 0 0000000 0 0 0 0
Register 3Ah controls the SPDIF output.
1
PTD, March 2004, Rev 2.2 95
WM9713L
REGISTER ADDRESS 3Ch BIT 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 LABEL PD15 VMID1M TSHUT VXDAC AUXDAC VREF PLL DACL DACR ADCL ADCR HPLX HPRX SPKX MX DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) DESCRIPTION Touchpanel / PenADC power down Disables 1Meg Vmid resistor string Disables thermal shutdown Disables VXDAC Disables AUXDAC Disables reference generator Disables PLL Disables left DAC Disables right DAC Disables left ADC Disables right ADC Disables left headphone mixer Disables right headphone mixer Disables speaker mixer Disables mono mixer
Preliminary Technical Data REFER TO Power Management
* "0" corresponds to "ON", if and only if the corresponding bit in register 26h is also 0. Register 3Ch is for power management additional to the AC'97 specification. Note that the actual state of each circuit block depends on both register 3Ch AND register 26h.
REGISTER ADDRESS 3Eh
BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
LABEL MCD MICBIAS MONO OUT4 OUT3 HPL HPR SPKL SPKR LL LR MOIN MA MB MPA MPB
DEFAULT 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF) 1 (OFF)
DESCRIPTION Disables microphone current detect Disables microphone bias Disables MONO output PGA Disables OUT4 output PGA Disables OUT3 output PGA Disables HPL output PGA Disables HPR output PGA Disables SPKL output PGA Disables SPKR output PGA Disables LINEL PGA Disables LINER PGA Disables MONOIN PGA Disables mic PGA MA Disables mic PGA MB Disables mic pre-amp MPA Disables mic pre-amp MPB
REFER TO Power Management
* "0" corresponds to "ON", if and only if the corresponding bit in register 26h is also 0. Register 3Eh is for power management additional to the AC'97 specification. Note that the actual state of each circuit block depends on both register 3Eh AND register 26h.
REGISTER ADDRESS 40h
BIT 13 7
LABEL 3DE LB
DEFAULT 0 (OFF) 0 (OFF)
DESCRIPTION Enables 3D enhancement Enables loopback (i.e. feed ADC output data directly into DAC)
REFER TO Audio DACs, 3D Stereo Enhancement Intel's AC'97 Component Specification, Revision 2.2, page 55
Register 40h is a "general purpose" register as defined by the AC'97 specification. Only two bits are implemented in the WM9713L.
1
PTD, March 2004, Rev 2.2 96
Preliminary Technical Data REGISTER ADDRESS 42h BIT 6 5 4 3 2 1 0 LABEL MONO SPKL SPKR HPL HPR OUT3 OUT4 DEFAULT 0 (Off) 0 (Off) 0 (Off) 0 (Off) 0 (Off) 0 (Off) 0 (Off) DESCRIPTION Enables fast power for MONO output Enables fast power for SPKL output Enables fast power for SPKR output Enables fast power for HPL output Enables fast power for HPR output Enables fast power for OUT3 output Enables fast power for OUT4 output
WM9713L
REFER TO Analogue Audio Outputs, Power-Up
Register 42h controls power-up conditions for output PGAs.
REGISTER ADDRESS 44h
BIT 14:1 2 11:8 7 5:3 2 1 0
LABEL SEXT[6:4] SEXT[3:0] CLKSRC PENDIV CLKBX2 CLKAX2 CLKMUX
DEFAULT 000 (div 1) 0000 (div 1) 1 (ext clk) 000 (div 16) 0 (Off) 0 (Off) 0 (MCLKA)
DESCRIPTION Defines clock division ratio for Hi-fi block: 000=f; 001=f/2; ... ; 111=f/8 Defines clock division ratio for PCM interface and voice DAC: 0000=f; 0001=f/1; ... ; 1111=f/16 Selects between PLL clock and External clock Sets PENADC clock divisor: 000=f/16; 001=f/12; 010=f/8; 011=f/6; 100=f/4; 101=f/3; 110=f/2; 111=f Clock doubler for MCLKB Clock doubler for MCLKA Selects between MCLKA and MCLKB (N.B. On power-up clock must be present on MCLKA and must be active for 2 clock cycles after switching to MCLKB)
REFER TO Clock Generation
Register 44h controls clock division and muxing.
REGISTER ADDRESS 46h
BIT 15:1 2 11 10 9 8 6:4 3:0
LABEL N[3:0] LF SDM DIVSEL DIVCTL PGADDR PGDATA
DEFAULT 0000 0 = off 0 0 = off 0 000 0000
DESCRIPTION PLL integer division control (must be set between 512 for integer N mode) Allows PLL operation with low frequency input clocks (< 8.192MHz) Sigma Delta Modulator enable. Allows fractional N division Enables input clock to PLL to be divided by 2 or 4. Use if input clock is above 14.4MHz Controls division mode when DIVSEL is high. 0 = div by 2, 1= div by 4. Pager address bits to access programming of K[21:0] and SPLL[7:0] Pager data bits
REFER TO Analogue Audio Outputs, Power-Up
Register 46h controls PLL clock generation.
1
PTD, March 2004, Rev 2.2 97
WM9713L
REGISTER ADDRESS 4Ch BIT LABEL DEFAULT all 1 (all inputs) except unused bits all 1 all 0 (not sticky) all 0 (OFF) = status of GPIO inputs 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 please refer to the register map DESCRIPTION
Preliminary Technical Data REFER TO GPIO and Interrupt Control
Controls GPIO configuration as inputs or as outputs (note: virtual GPIOs can only be inputs) Controls GPIO polarity (actual polarity depends on register 4Ch AND register 4Eh) Makes GPIO signals sticky Enables wake-up for each GPIO signal GPIO pin status (read from inputs, write `0' to clear sticky bits) Controls Comparator 1 signal (virtual GPIO) Controls Comparator 2 signal (virtual GPIO) Controls Pen-Down Detector signal (virtual GPIO) Controls ADA signal (virtual GPIO) Controls Thermal sensor signal (virtual GPIO) Controls Microphone short detect (virtual GPIO) Controls Microphone insert detect (virtual GPIO) Controls GPIO8 (pin 3) Controls GPIO7 (pin 11) Controls GPIO6 (pin 12) Controls GPIO5 (pin 48) Controls GPIO4 (pin 47) Controls GPIO3 (pin 46) Controls GPIO2 (pin 45) Controls GPIO1 (pin 44)
4Eh 50h 52h 54h
Register 4Ch to 54h control the GPIO pins and virtual GPIO signals.
REGISTER ADDRESS 56h
BIT 8 7 6 5 4 3 2
LABEL GE8 GE7 GE6 GE5 GE4 GE3 GE2
DEFAULT 1 (GPIO) 1 (GPIO) 1 (GPIO) 1 (GPIO) 1 (GPIO) 1 (GPIO) 1 (GPIO)
DESCRIPTION Selects between GPIO8 and SPDIF_OUT function for pin 12 Selects between GPIO7 and PENDOWN function for pin 11 Selects between GPIO6 and ADA/MASK functions for pin 3 Selects between GPIO5 and SPDIF_OUT function for pin 48 Selects between GPIO4 and ADA/MASK functions for pin 47 Selects between GPIO3 and PENDOWN function for pin 46 Selects between GPIO2 and IRQ function for pin 45
REFER TO GPIO and Interrupt Control
Register 56h controls the use of GPIO pins for non-GPIO functions.
REGISTER ADDRESS 58h
BIT 15:8 7:0
LABEL PU PD
DEFAULT 01000000 00000000
DESCRIPTION Enables weak pull-up on GPIO pins (1=On) Enables weak pull-down on GPIO pins (1=On)
REFER TO GPIO and Interrupt Control
Register 56h controls GPIO pull-up/down.
1
PTD, March 2004, Rev 2.2 98
Preliminary Technical Data REGISTER ADDRESS 5Ah 8 7:6 BIT 15:13 LABEL COMP2DEL RSTDIS JSEL DEFAULT 000 (no delay) 0 (RESETB enabled) 00 (GPIO1) DESCRIPTION Selects Comparator 2 delay Disables RESETB pin to enable use as a GPIO Selects GPIO for jack insert detect: 00: GPIO1 01: GPIO6 10: GPIO7 11: GPIO8 HPF corner frequency 00: 7Hz @ Fs=48kHz 01: 82Hz @ Fs=16kHz 10: 82Hz @ Fs=8kHz 11: 170Hz @ Fs=8kHz
WM9713L
REFER TO Battery Alarm GPIO Interrupt and Control Jack Insertion & AutoSwitching
5:4
HPMODE
00
Audio ADCs
3:2 1 0
DIE REV WAKEEN IRQ INV
Indicates device revision. 00=Rev.A, 01=Rev.B, 10=Rev.C 0 (no wake-up) 0 (not inverted) Enables GPIO wake-up Inverts the IRQ signal (pin 45)
N/A GPIO and Interrupt Control
Register 5Ah controls several additional functions.
REGISTER ADDRESS 5Ch
BIT 15 14 13:12 11 10:9 7 6:5
LABEL AMUTE C1REF C1SRC C2REF C2SRC AMEN VBIAS 0
DEFAULT
DESCRIPTION Read-only bit to indicate DAC automuting Selects Comparator 1 Reference Voltage Selects Comparator 1 Signal Source Selects Comparator 1 Reference Voltage Selects Comparator 1 Signal Source Enables DAC Auto-Mute Selects analogue bias for lowest power, depending on AVDD supply. 0X=3.3V, 10=2.5V, 11=1.8V Selects source of SPDIF data. 0=from SDATAOUT, 1= from audio ADC Disables ADC high-pass filter Selects time slots for stereo ADC data. 00=slots 3 and 4, 01=7/8, 10=6/9, 11=10/11
REFER TO Audio DACs, Stereo DACs Battery Alarm
0 (AVDD/2) 00 (OFF) 0 (AVDD/2) 00 (OFF) 0 (OFF) 00
Power Management
4 3 1:0
ADCO HPF ASS
0 0 00
Digital Audio (SPDIF) Output Audio ADC Audio ADC, ADC Slot Mapping
Register 5Ch controls several additional functions.
1
PTD, March 2004, Rev 2.2 99
WM9713L
REGISTER ADDRESS 60h BIT 15:12 11:8 7:4 3:0 62h 15:14 13:11 10:9 8 7 5 4:0 LABEL ALCL HLD DCY ATK ALCSEL MAXGAIN ZC TIMEOUT ALCZC NGAT NGG NGTH DEFAULT 1011 (-12dB) 0000 (0 ms) 0011 (192 ms) 0010 (24 ms) 00 (OFF) 111 (+30dB) 11 (slowest) 0 (OFF) 0 (OFF) 0 (hold gain) 00000 (-76.5dB) DESCRIPTION Controls ALC threshold Controls ALC hold time Controls ALC decay time Controls ALC attack time
Preliminary Technical Data REFER TO Audio ADC, Automatic Level Control
Controls which channel ALC operates on. 00=none, 01=right only, 10=left only, 11=both Controls upper gain limit for ALC Controls time-out for zero-cross detection Enables zero-cross detection for ALC Enables noise gate function Selects noise gate type. 0=hold gain, 1=mute Controls noise gate threshold
Registers 60h and 62h control the ALC and Noise Gate functions.
REGISTER ADDRESS 64h
BIT 15
LABEL XSLE 0
DEFAULT
DESCRIPTION Selects input for AUXDAC. 0=from AUXDACVAL (for DC signals), 1=from AC-Link slot (for AC signals) Selects input slot for AUXDAC (with XSLE=1) AUXDAC Digital Input for AUXDAC (with XSLE=0). 000h= minimum, FFFh=full-scale
REFER TO Auxiliary DAC
14:12 11:0
AUXDACSLT AUXDACVAL
000 (Slot 5) 000000000
Register 64h controls the input signal of the auxiliary DAC.
1
PTD, March 2004, Rev 2.2 100
Preliminary Technical Data REGISTER ADDRESS 74h 9 8 7 6 5 4 3 2 1 0 76h 9:8 7:4 3 2:0 78h 15:14 BIT LABEL POLL CTC ADCSEL_AUX4 ADCSEL_AUX3 ADCSEL_AUX2 ADCSEL_AUX1 ADCSEL_PRES SURE ADCSEL_Y ADCSEL_X COO CR DEL SLEN SLT PRP 0 0 0 0 0 0 0 0 0 0 (OFF) 00 (93.75Hz) 0000 (20.8s) 1 110 (slot 11) 00 DEFAULT DESCRIPTION Writing "1" initiates a measurement (when CTC is not set) 0=Polling mode; 1=Continuous mode (for DMA) Enable COMP1/AUX4 measurement (pin32) Enable COMP1/AUX3 measurement (pin31) Enable COMP1/AUX2 measurement (pin30) Enable COMP1/AUX1 measurement (pin29) Enable touchpanel pressure measurement Enable touchpanel Y co-ord measurement Enable touchpanel X co-ord measurement Enables co-ordinate mode Controls conversion rate in continuous mode Controls touchpanel settling time Enables slot readback of touchpanel data Selects time slot for readback of touchpanel data Selects mode of operation. 00=OFF, 01=pen detect with wake-up, 10=pen detect without wake-up, 11=running Selects wake-up mode. 0=AC-Link only, 1=AC-Link and WM9713L auto-wake-up Selects 4-wire or 5-wire touchpanel Selects when touchpanel measurements take place. 0=always, 1=only when pen is down PENDOWN polarity: 0=non-inverted; 1=inverted Controls data readback from register 7Ah. 0=overwrite old data with new, 1=wait until old data has been read Controls current used for pressure measurement. 1=400A Controls MASK feature Controls internal pull-up resistor for pen-down detection Indicates pen status. Indicates measurement type Returns data from touchpanel / AUXADC
WM9713L
REFER TO
Touchpanel Interface
13 12 11 10 9
RPR 45W PDEN PDPOL WAIT
0 0 (4-wire) 0 (always) 0 0
8 7:6 5:0 7Ah read only 15 14:12 11:0
PIL MSK RPU PNDN ADCSRC ADCD
0 (200A) 00 (OFF) 000001 (64k) 0 (pen up) 000 (none) 000h
Registers 76h, 78h and 7Ah control the touchpanel interface.
REGISTER ADDRESS 7Ch 7Eh
BIT 15:8 7:0 15:8 7:0
LABEL F7:0 S7:0 T7:0 REV7:0
DEFAULT 57h 4Dh 4Ch 12h
DESCRIPTION ASCII character "W" for Wolfson ASCII character "M" ASCII character "L" 12 for WM9713L
REFER TO Intel's AC'97 Component Specification, Revision 2.2, page 50
Register 7Ch and 7Eh are read-only registers that indicate to the driver that the codec is a WM9713L.
1
PTD, March 2004, Rev 2.2 101
WM9713L APPLICATIONS INFORMATION
RECOMMENDED EXTERNAL COMPONENTS
Recommended External Component Diagram -TBA
Preliminary Technical Data
LINE OUTPUT
The headphone outputs, HPL and HPR, can be used as stereo line outputs. The speaker outputs, SPKL and SPKR, can also be used as line outputs. Recommended external components are shown below.
Figure 34 Recommended Circuit for Line Output The DC blocking capacitors and the load resistance together determine the lower cut-off frequency, fc. Assuming a 10 k load and C1, C2 = 10F: fc = 1 / 2 (RL+R1) C1 = 1 / (2 x 10.1k x 1F) = 16 Hz Increasing the capacitance lowers fc, improving the bass response. Smaller values of C1 and C2 will diminish the bass response. The function of R1 and R2 is to protect the line outputs from damage when used improperly.
1
PTD, March 2004, Rev 2.2 102
Preliminary Technical Data
WM9713L
AC-COUPLED HEADPHONE OUTPUT
The circuit diagram below shows how to connect a stereo headphone to the WM9713L.
Figure 35 Simple Headphone Output Circuit Diagram The DC blocking capacitors C1 and C2 together with the load resistance determine the lower cut-off frequency, fc. Increasing the capacitance lowers fc, improving the bass response. Smaller capacitance values will diminish the bass response. For example, with a 16 load and C1 = 220F: fc = 1 / 2 RLC1 = 1 / (2 x 16 x 220F) = 45 Hz
DC COUPLED (CAPLESS) HEADPHONE OUTPUT
In the interest of saving board space and cost, it may be desirable to eliminate the 220F DC blocking capacitors. This can be achieved by using OUT3 as a headphone pseudo-ground, as shown below.
Figure 36 Capless Headphone Output Circuit Diagram As the OUT3 pin produces a DC voltage of AVDD/2, there is no DC offset between HPL/HPR and OUT3, and therefore no DC blocking capacitors are required. However, this configuration has some drawbacks: The power consumption of the WM9713L is increased, due to the additional power consumed in the OUT3 output buffer. If the DC coupled output is connected to the line-in of a grounded piece of equipment, then OUT3 becomes short-circuited. Although the built-in short circuit protection will prevent any damage to the WM9713L, the audio signal will not be transmitted properly. OUT3 cannot be used for another purpose
1
PTD, March 2004, Rev 2.2 103
WM9713L
BTL LOUDSPEAKER OUTPUT
Preliminary Technical Data
SPKL and SPKR can differentially drive a mono 8 loudspeaker as shown below.
Figure 37 Speaker Output Connection (INV = 1) To drive out differentially one of the speaker outputs must be inverted using INV1 or INV2.
COMBINED HEADSET / BTL EAR SPEAKER
In smartphone applications with a loudspeaker and separate ear speaker (receiver), a BTL ear speaker can be connected at the OUT3 pin, as shown below.
Figure 38 Combined Headset / BTL Ear Speaker The ear speaker and the headset play the same signal. Whenever the headset is plugged in, the headphone outputs are enabled and OUT3 disabled. When the headset is not plugged in, OUT3 is enabled (see "Jack Insertion and Auto-Switching")
1
PTD, March 2004, Rev 2.2 104
Preliminary Technical Data
WM9713L
COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER
Instead of a BTL ear speaker, a single-ended ear speaker can also be used, as shown below.
Figure 39 Combined Headset / Single-ended Ear Speaker
JACK INSERT DETECTION
The circuit diagram below shows how to detect when a headphone or headset has been plugged into the headphone socket. It generates an interrupt, instructing the controller to enable HPL and HPR and disable OUT3.
Figure 40 Jack Insert Detection Circuit The circuit requires a headphone socket with a switch that closes on insertion. It detects both headphones and phone headsets. Any GPIO pin can be used, provided that it is configured as an input.
HOOKSWITCH DETECTION
Alternatively a headphone socket with a switch that opens on insertion can be used. For this mode of operation the GPIO input must be inverted. The circuit diagram below shows how to detect when the "hookswitch" of a phone headset is pressed (pressing the hookswitch is equivalent to lifting the receiver in a stationary telephone).
1
PTD, March 2004, Rev 2.2 105
WM9713L
Preliminary Technical Data
Figure 41 Hookswitch Detection Circuit The circuit uses a GPIO pin as a sense input. The impedance of the microphone and the resistor in the MICBIAS path must be such that the potential at the GPIO pin is above 0.7xDBVDD when the hookswitch is open, and below 0.3xDBVDD when it is closed.
TYPICAL OUTPUT CONFIGURATIONS
The WM9713L has three outputs capable of driving loads down to 16 (headphone / line drivers) - HPL, HPR and MONO - and four output capable of driving loads down to 8 (loudspeaker / line drivers) - SPKL, SPKR, OUT3 and OUT4. The combination of output drivers, mixers and mixer inverters means that many output configurations can be supported. Below are some examples of typical output configurations for smartphone applications.
STEREO SPEAKER
Figure 42 shows a typical output configuration for stereo speakers with headphones, ear speaker and hands-free operation. The table shows suggested mixer outputs to select for each output PGA for a given operating scenario. (Note the inverted mixer outputs can be achieved using the mixer output inverters INV1 and INV2).
1
PTD, March 2004, Rev 2.2 106
Preliminary Technical Data
WM9713L
Figure 42 Stereo Speaker Output Configuration
MONO SPEAKER
Figure 43 shows a typical output configuration for mono speaker with headphones, ear speaker and hands-free operation. The table shows suggested mixer outputs to select for each output PGA for a given operating scenario. (Note the inverted mixer outputs can be achieved using the mixer output inverters INV1 and INV2).
1
PTD, March 2004, Rev 2.2 107
WM9713L
Preliminary Technical Data
Figure 43 Mono Speaker Output Configuration
1
PTD, March 2004, Rev 2.2 108
Preliminary Technical Data
WM9713L
WM9713L MONO SPEAKER
Figure 44 shows a typical output configuration compatible with the WM9712 for mono speaker with headphones, ear speaker and hands-free operation. The table shows suggested mixer outputs to select for each output PGA for a given operating scenario. (Note the inverted mixer outputs can be achieved using the mixer output inverters INV1 and INV2). When using this configuration note that AVDD, HPVDD and SPKVDD must all be at the same voltage to achieve the best performance.
Figure 44 WM9713L Mono Speaker Configuration
1
PTD, March 2004, Rev 2.2 109
WM9713L PACKAGE DIMENSIONS
FL: 48 PIN QFN PLASTIC PACKAGE 7 X 7 X 0.9 mm BODY, 0.50 mm LEAD PITCH
D2 D2/2 37 48 L 36 1 INDEX AREA (D/2 X E/2)
Preliminary Technical Data
DM029.C
SEE DETAIL 1
D
E2/2
E2 SEE DETAIL 2
E
25
12 2X b 2X aaa C aaa C
24 e
13
TOP VIEW
ccc C (A3) A 0.08 C
C
SEATING PLANE
A1
DETAIL 1
DETAIL 2
1
DETAIL 3
W T (A3) H b Exposed lead G 0.35mm 45 degrees
Datum
Terminal tip e/2
e R
Half etch tie bar
DETAIL 3
Symbols A A1 A3 b D D2 E E2 e G H L T W aaa bbb ccc REF
Dimensions (mm) NOM MAX 0.90 1.00 0.05 0.02 0.20 REF 0.18 0.25 0.30 7.00 BSC 5.00 5.15 5.25 7.00 BSC 5.00 5.15 5.25 0.5 BSC 0.213 0.1 0.50 0.30 0.4 0.1 0.2 Tolerances of Form and Position 0.15 0.10 0.10 MIN 0.80 0
NOTE
1
JEDEC, MO-220, VARIATION VKKD-2
NOTES: 1. DIMENSION b APPLIED TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.30 mm FROM TERMINAL TIP. 2. ALL DIMENSIONS ARE IN MILLIMETRES 3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-002. 4. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
1
PTD, March 2004, Rev 2.2 110
Preliminary Technical Data
WM9713L
IMPORTANT NOTICE
Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical components in life support devices or systems without the express written approval of an officer of the company. Life support devices or systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof. Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use. Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.
ADDRESS:
Wolfson Microelectronics plc Westfield House Westfield Road Edinburgh EH11 2QB United Kingdom Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com
1
PTD, March 2004, Rev 2.2 111

▲Up To Search▲

Price & Availability of WM9713

	To Download WM9713 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .